Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

MAX3100CEE

Part # MAX3100CEE
Description SPI/MICROWIRE-COMPATIBLE UARTIN A QSOP-16 P - Bulk
Category IC
Availability In Stock
Qty 175
Qty Price
1 - 16 $8.83663
17 - 42 $7.02914
43 - 82 $6.62748
83 - 125 $6.15887
126 + $5.48942
Manufacturer Available Qty
MAXIM
Date Code: 9909
  • Shipping Freelance Stock: 14
    Ships Immediately
MAXIM
Date Code: 0320
  • Shipping Freelance Stock: 25
    Ships Immediately
MAXIM
Date Code: 0412
  • Shipping Freelance Stock: 100
    Ships Immediately
MAXIM
Date Code: 9338
  • Shipping Freelance Stock: 36
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

Table 11. Bit Definitions*
Table 13. 1.8432MHz Baud Rates
Table 12. Field Definitions
*
Default setting is clear
MAX3100
SPI/Microwire-Compatible
UART in QSOP-16
______________________________________________________________________________________ 19
Baud
115.2k
B3...B0
56k0 0 0 1 2
0 0 0 0 1
28k0 0 1 0 4
14k
BRD
0 0 1 1 8
Baud
38.4k
B3...B0
19.2k1 0 0 1 6
1 0 0 0 3
96001 0 1 0 12
4800
BRD
1 0 1 1 24
2400
12001 1 0 1 96
1 1 0 0 48
6001 1 1 0 192
3001 1 1 1 384
7200
36000 1 0 1 32
0 1 0 0 16
18000 1 1 0 64
9000 1 1 1 128
MeaningRegister Field Name
Baud-rate divisor
Transmit dataWrite Data D7t–D0t
Config B3–B0
Received parity bitRead Data Pr
Received dataRead Data D7r–D0r
Parity disabledParity enabledConfig PE
Enable FIFO
buffer
Disable FIFO
buffer
Bit Set (1) Bit Clear (0)
OperateShutdownConfig SHDNi
Disable transmit-
done interrupt
Enable transmit-
done interrupt
Disable data-
received
interrupt
Enable data-
received inter-
rupt
Config
RM
Config
TM
Disable parity
interrupt
Enable parity
interrupt
Disable framing-
error interrupt
Enable framing-
error interrupt
Config
RAM
Standard
timing
Enable IrDA
timing mode
One stop bitTwo stop bitsConfig ST
Config IR
Config
PM
Config
Register
FEN
Bit
Name
Bit Set (1) Bit Clear (0)
Word length =
8 bits
Word length =
7 bits
Config L
Enable normal
operation
Inhibit TX output
Register
Drive RTS out-
put pin high
Drive RTS output
pin low
Write
Data
RTS
Write
Data
TE
Transmit
parity = 0
Transmit
parity = 1
Write
Data
Pt
Normal
Data overrun or
framing error
CTS input pin is
high
CTS input pin is
low
Read
Data
CTS
Data buffer is
empty
Data has been
received
UART is busy
transmitting
Transmit buffer
is empty
All T
All R
Bit
Name
Read
Data
RA/FE
MAX3100
SPI/Microwire-Compatible
UART in QSOP-16
20 ______________________________________________________________________________________
Figure 12a. 8051 IrDA/RS-232 Code
Figure 12b. MAX3100 Using PIC µC
MAX3100
SPI/Microwire-Compatible
UART in QSOP-16
______________________________________________________________________________________ 21
PREVIOUS12345678NEXT