Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

8400001

Part # 8400001
Description
Category RESISTOR
Availability In Stock
Qty 114
Manufacturer Available Qty
OHMCRAFT
Date Code: 0037
  • Shipping Freelance Stock: 64
    Ships Immediately
Request For Quote
OHMCRAFT
Date Code: 0037
  • Shipping Freelance Stock: 50
    Ships Immediately
Request For Quote



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

SN54ALS109A, SN54AS109A, SN74ALS109A, SN74AS109A
DUAL J-K
POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS198B – APRIL 1982 – REVISED AUGUST 1995
Copyright 1995, Texas Instruments Incorporated
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
TYPE
TYPICAL MAXIMUM
CLOCK
FREQUENCY
(MHz)
TYPICAL POWER
DISSIPATION
PER FLIP-FLOP
(mW)
ALS109A 50 6
AS109A 129 29
description
These devices contain two independent J-K
positive-edge-triggered flip-flops. A low level at
the preset (PRE
) or clear (CLR) inputs sets or
resets the outputs regardless of the levels of the
other inputs. When PRE
and CLR are inactive
(high), data at the J and K
inputs meeting the
setup-time requirements are transferred to the
outputs on the positive-going edge of the clock
(CLK) pulse. Clock triggering occurs at a voltage
level and is not directly related to the rise time of
the clock pulse. Following the hold-time interval,
data at the J and K
inputs can be changed without
affecting the levels at the outputs. These versatile
flip-flops can perform as toggle flip-flops by
grounding K
and tying J high. They also can
perform as D-type flip-flops if J and K
are tied
together.
The SN54ALS109A and SN54AS109A are characterized for operation over the full military temperature range
of –55°C to 125°C. The SN74ALS109A and SN74AS109A are characterized for operation from 0°C to 70°C.
FUNCTION TABLE
INPUTS
OUTPUTS
PRE CLR CLK J K Q Q
L H X X X H L
H LXXXLH
LLXXXH
H
HHLLLH
HHH L Toggle
H H LHQ0Q0
HHHHHL
HHLXXQ0 Q0
The output levels in this configuration are not specified to
meet the minimum levels for V
OH
if the lows at PRE
and
CLR
are near V
IL
maximum. Furthermore, this
configuration is nonstable; that is, it does not persist when
either PRE
or CLR returns to its inactive (high) level.
SN54ALS109A, SN54AS109A ...J PACKAGE
SN74ALS109A, SN74AS109A ...D OR N PACKAGE
(TOP VIEW)
SN54ALS109A, SN54AS109A . . . FK PACKAGE
(TOP VIEW)
NC – No internal connection
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1CLR
1J
1K
1CLK
1PRE
1Q
1Q
GND
V
CC
2CLR
2J
2K
2CLK
2PRE
2Q
2Q
3212019
910111213
4
5
6
7
8
18
17
16
15
14
2J
2K
NC
2CLK
2PRE
1K
1CLK
NC
1PRE
1Q
1J
1CLR
NC
2Q
2Q
V
2CLR
1Q
GND
NC
CC
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
SN54ALS109A, SN54AS109A, SN74ALS109A, SN74AS109A
DUAL J-K
POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS198B – APRIL 1982 – REVISED AUGUST 1995
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
logic symbol
S
5
1J
2
1J
4
1CLK
1K
3
1Q
6
7
C1
11
14
2J
12
2CLK
13
2Q
10
9
1PRE
2PRE
1CLR
2K
1Q
2Q
R
1
1K
15
2CLR
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
CC
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage, V
I
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, T
A
: SN54ALS109A 55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . .
SN74ALS109A 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range 65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
recommended operating conditions
SN54ALS109A SN74ALS109A
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
V
CC
Supply voltage 4.5 5 5.5 4.5 5 5.5 V
V
IH
High-level input voltage 2 2 V
V
IL
Low-level input voltage 0.7 0.8 V
I
OH
High-level output current 0.4 0.4 mA
I
OL
Low-level output current 4 8 mA
f
clock
Clock frequency 0 30 0 34 MHz
PRE or CLR low 15 15
t
w
Pulse duration
CLK high 16.5 14.5
ns
CLK low 16.5 14.5
t
Set p time before CLK
Data 15 15
ns
t
su
S
etup t
i
me
b
e
f
ore
CLK
PRE or CLR inactive 10 10
ns
t
h
Hold time after CLK Data 0 0 ns
T
A
Operating free-air temperature –55 125 0 70 °C
SN54ALS109A, SN54AS109A, SN74ALS109A, SN74AS109A
DUAL J-K
POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS198B – APRIL 1982 – REVISED AUGUST 1995
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
SN54ALS109A SN74ALS109A
UNIT
PARAMETER
TEST
CONDITIONS
MIN TYP
MAX MIN TYP
MAX
UNIT
V
IK
V
CC
= 4.5 V, I
I
= –18 mA –1.5 –1.5 V
V
OH
V
CC
= 4.5 V to 5.5 V, I
OH
= –0.4 mA V
CC
–2 V
CC
–2 V
V
OL
V
CC
=45V
I
OL
= 4 mA 0.25 0.4 0.25 0.4
V
V
OL
V
CC
=
4
.
5
V
I
OL
= 8 mA 0.35 0.5
V
I
I
CLK, J, or K
V
CC
=55V
V
I
=7V
0.1 0.1
mA
I
I
PRE or CLR
V
CC
=
5
.
5
V
,
V
I
=
7
V
0.2 0.2
mA
I
IH
CLK, J, or K
V
CC
=55V
V
I
=27V
20 20
µA
I
IH
PRE or CLR
V
CC
=
5
.
5
V
,
V
I
=
2
.
7
V
40 40
µ
A
I
IL
CLK, J, or K
V
CC
=55V
V
I
=04V
0.2 0.2
mA
I
IL
PRE or CLR
V
CC
=
5
.
5
V
,
V
I
=
0
.
4
V
0.4 0.4
mA
I
O
V
CC
= 5.5 V, V
O
= 2.25 V –20 –112 –30 –112 mA
I
CC
V
CC
= 5.5 V, See Note 1 2.4 4 2.4 4 mA
All typical values are at V
CC
= 5 V, T
A
= 25°C.
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
OS
.
NOTE 1: I
CC
is measured with J, K
, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.
switching characteristics (see Figure 1)
PARAMETER
FROM
INP
T
TO
TP
T
V
CC
= 4.5 V to 5.5 V,
C
L
= 50 pF,
R
L
= 500 ,
T
A
= MIN to MAX
§
UNIT
SN54ALS109A SN74ALS109A
MIN MAX MIN MAX
f
max
30 34 MHz
t
PLH
3 17 3 13
ns
t
PHL
or
or
5 17 5 15
ns
t
PLH
5 21 5 16
ns
t
PHL
or
5 20 5 18
ns
§
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
123NEXT