Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

UC2823BDW

Part # UC2823BDW
Description HIGH SPEED PWM CONT - Rail/Tube
Category IC
Availability In Stock
Qty 29
Qty Price
1 - 6 $20.48726
7 - 12 $16.29668
13 - 18 $15.36544
19 - 24 $14.27900
25 + $12.72693
Manufacturer Available Qty
UNITRODE
  • Shipping Freelance Stock: 29
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

  
  
   
SLUS334CAUGUST 1995 − REVISED AUGUST 2004
  
FEATURES
D Improved Versions of the UC3823/UC3825
PWMs
D Compatible with Voltage-Mode or
Current-Mode Control Methods
D Practical Operation at Switching Frequencies
to 1 MHz
D 50-ns Propagation Delay to Output
D High-Current Dual Totem Pole Outputs
(2-A Peak)
D Trimmed Oscillator Discharge Current
D Low 100-µA Startup Current
D Pulse-by-Pulse Current Limiting Comparator
D Latched Overcurrent Comparator With Full
Cycle Restart
DESCRIPTION
The UC3823A and UC3823B and the UC3825A and
UC3825B family of PWM controllers are improved
versions of the standard UC3823 and UC3825 family.
Performance enhancements have been made to several
of the circuit blocks. Error amplifier gain bandwidth product
is 12 MHz, while input offset voltage is 2 mV. Current limit
threshold is assured to a tolerance of 5%. Oscillator
discharge current is specified at 10 mA for accurate dead
time control. Frequency accuracy is improved to 6%.
Startup supply current, typically 100 µA, is ideal for off-line
applications. The output drivers are redesigned to actively
sink current during UVLO at no expense to the startup
current specification. In addition each output is capable of
2-A peak currents during transitions.
BLOCK DIAGRAM
4
5
6
7
3
2
1
OSC
CLK/LEB
RT
CT
RAMP
EAOUT
NI
INV
8
9
15
SS
ILIM
VCC
1.25 V
10GND
(60%)
1.0 V
E/A
1.2 V
0.2 V
OVER CURRENT
CURRENT
LIMIT
R
S
D
5 V
SOFT−START COMPLETE
R
S
D
FAULT LATCH
RESTART
DELAY
T
13
11
14
VC
12
PWM
LATCH
9 mA
250mA
R
S
*
RESTART
DELAY
LATCH
VREF
5.1 V
ON/OFF
UVLO
4 V
INTERNAL
BIAS
16
OUTA
OUTB
PGND
5.1 VRE
F
”B” 16V/10V
”A” 9.2V/8.4V
PWM COMPARATOR
UDG−0209
1
V
REF
GOOD
* On the UC1823A version, toggles Q and Q are always low.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments
semiconductor products and disclaimers thereto appears at the end of this data sheet.
www.ti.com
Copyright 2004, Texas Instruments Incorporated
  !" # $%&" !#  '%()$!" *!"&+ *%$"#
$ " #'&$$!"# '& ",& "&#  &-!# #"%&"# #"!*!* .!!"/+
*%$" '$&##0 *&# " &$&##!)/ $)%*& "&#"0  !)) '!!&"&#+
  
  
   
SLUS334CAUGUST 1995 − REVISED AUGUST 2004
www.ti.com
2
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during
storage or handling to prevent electrostatic damage to the MOS gates.
DESCRIPTION (CONTINUED)
Functional improvements have also been implemented in this family. The UC3825 shutdown comparator is now a
high-speed overcurrent comparator with a threshold of 1.2 V. The overcurrent comparator sets a latch that ensures full
discharge of the soft-start capacitor before allowing a restart. While the fault latch is set, the outputs are in the low state.
In the event of continuous faults, the soft-start capacitor is fully charged before discharge to insure that the fault frequency
does not exceed the designed soft start period. The UC3825 CLOCK pin has become CLK/LEB. This pin combines the
functions of clock output and leading edge blanking adjustment and has been buffered for easier interfacing.
The UC3825A and UC3825B have dual alternating outputs and the same pin configuration of the UC3825. The UC3823A
and UC3823B outputs operate in phase with duty cycles from zero to less than 100%. The pin configuration of the UC3823A
and UC3823B is the same as the UC3823 except pin 11 is now an output pin instead of the reference pin to the current
limit comparator. “A” version parts have UVLO thresholds identical to the original UC3823 and UC3825. The “B” versions
have UVLO thresholds of 16 V and 10 V, intended for ease of use in off-line applications.
Consult the application note, The UC3823A,B and UC3825A,B Enhanced Generation of PWM Controllers, (SLUA125) for
detailed technical and applications information.
ORDERING INFORMATION
UVLO
T
A
MAXIMUM
DUTY CYCLE
9.2 V / 8.4 V 16 V / 10 V
T
A
MAXIMUM
DUTY CYCLE
SOIC−16
(1)
(DW)
PDIP−16
(N)
PLCC−20
(1)
(Q)
SOIC−16
(DW)
PDIP−16
(N)
PLCC−20
(1)
(Q)
−40°C to 85°C
< 100% UC2823ADW UC2823AN UC2823AQ UC2823BDW UC2823BN
−40
°
C to 85
°
C
< 50% UC2825ADW UC2825AN UC2825AQ UC2825BDW UC2825BN
−0°C to 70°C
< 100% UC3823ADW UC3823AN UC3823AQ UC3823BDW UC3823BN
−0
°
C to 70
°
C
< 50% UC3825ADW UC3825AN UC3825AQ UC3825BDW UC3825BN UC3825BQ
(1)
The DW and Q packages are also available taped and reeled. Add TR suffix to the device type (i.e., UC2823ADWR). To order quantities of 1000
devices per reel for the Q package and 2000 devices per reel for the DW package.
UVLO
T
A
MAXIMUM
DUTY CYCLE
9.2 V / 8.4 V
T
A
MAXIMUM
DUTY CYCLE
CDIP−16
(J)
LCCC−20
(L)
−55°C to 125°C
< 100% UC1823AJ, UC1823AJ883B, UC1823AJQMLV
UC1823AL, UC1823AL883B
−55
°
C to 125
°
C
< 50% UC1825AJ, UC1825AJ883B, UC1825AJQMLV UC1825AL, UC1825AL883B, UC1825ALQMLV
PIN ASSIGNMENTS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
INV
NI
EAOUT
CLK/LEB
RT
CT
RAMP
SS
VREF
VCC
OUTB
VC
PGND
OUTA
GND
ILIM
DW, J, OR N PACKAGES
(TOP VIEW)
3 2 1 20 19
910111213
4
5
6
7
8
18
17
16
15
14
OUTB
VC
NC
PGND
OUTA
EAOUT
CLK/LEB
NC
RT
CT
Q OR L PACKAGES
(TOP VIEW)
NI
INV
NC
ILIM
GND
VREF
VCC
RAMP
SS
NC
NC = no connection
  
  
   
SLUS334CAUGUST 1995 − REVISED AUGUST 2004
www.ti.com
3
TERMINAL FUNCTIONS
TERMINAL
NAME
NO. I/O DESCRIPTION
NAME
J or DW Q or L
I/O
DESCRIPTION
CLK/LEB 4 5 O Output of the internal oscillator
CT 6 8 I
Timing capacitor connection pin for oscillator frequency programming. The timing capacitor should
be connected to the device ground using minimal trace length.
EAOUT 3 4 O Output of the error amplifier for compensation
GND 10 13 Analog ground return pin
ILIM 9 12 I Input to the current limit comparator
INV 1 2 I Inverting input to the error amplifier
NI 2 3 I Non-inverting input to the error amplifier
OUTA 11 14 O High current totem pole output A of the on-chip drive stage.
OUTB 14 18 O High current totem pole output B of the on-chip drive stage.
PGND 12 15 Ground return pin for the output driver stage
RAMP 7 9 I
Non-inverting input to the PWM comparator with 1.25-V internal input offset. In voltage mode
operation, this serves as the input voltage feed-forward function by using the CT ramp. In peak
current mode operation, this serves as the slope compensation input.
RT 5 7 I Timing resistor connection pin for oscillator frequency programming
SS 8 10 I Soft-start input pin which also doubles as the maximum duty cycle clamp.
VC 13 17
Power supply pin for the output stage. This pin should be bypassed with a 0.1-µF monolithic ceramic
low ESL capacitor with minimal trace lengths.
VCC 15 19
Power supply pin for the device. This pin should be bypassed with a 0.1-µF monolithic ceramic low
ESL capacitor with minimal trace lengths
VREF 16 20 O
5.1-V reference. For stability, the reference should be bypassed with a 0.1-µF monolithic ceramic
low ESL capacitor and minimal trace length to the ground plane.
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range unless otherwise noted
(1)
UNIT
V
IN
Supply voltage, VC, VCC 22 V
I
O
Source or sink current, DC OUTA, OUTB 0.5 A
I
O
Source or sink current, pulse (0.5 µs) OUTA, OUTB 2.2 A
Analog inputs
INV, NI, RAMP −0.3 V to 7 V
Analog inputs
ILIM, SS −0.3 V to 6 V
Power ground PGND ±0.2 V
I
CLK
Clock output current CLK/LEB −5 mA
I
O(EA)
Error amplifier output current EAOUT 5 mA
I
SS
Soft-start sink current SS 20 mA
I
OSC
Oscillator charging current RT −5 mA
T
J
Operating virtual junction temperature range −55°C to 150°C
T
stg
Storage temperature −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds −55C°C to 150°C
t
STG
Storage temperature −65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from cases for 10 seconds 300°C
(1)
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
12345NEXT