Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

DP83847ALQA56A

Part # DP83847ALQA56A
Description IC ETHERNET TRANSCEIVER 56WQFN
Category IC
Availability In Stock
Qty 4
Qty Price
1 + $3.29619
Manufacturer Available Qty
National Semiconductor Corp
  • Shipping Freelance Stock: 4
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

42 www.national.com
DP83847
Table 22. 10Base-T Status/Control Register (10BTSCR), Address 0x1A
Bit Bit Name Default Description
15:9 Unused 0, RO
8 LOOPBACK_10_DIS 0, RW 10BASE-T Loopback Disable:
If bit 14 (Loopback) in the BMCR is 0:
1 = 10 Mb/s Loopback is disabled.
If bit 14 (Loopback) in the BMCR is 1:
1 = 10 Mb/s Loopback is enabled.
7 LP_DIS 0, RW Normal Link Pulse Disable:
1 = Transmission of NLPs is disabled.
0 = Transmission of NLPs is enabled.
6 FORCE_LINK_10 0, RW Force 10Mb Good Link:
1 = Forced Good 10Mb Link.
0 = Normal Link Status.
5 RESERVED 0, RW RESERVED:
Must be zero.
4POLARITY RO/LH10Mb Polarity Status:
This bit is a duplication of bit 12 in the PHYSTS register. Both bits
will be cleared upon a read of 10BTSCR register, but not upon a
read of the PHYSIS register.
1 = Inverted Polarity detected.
0 = Correct Polarity detected.
3 RESERVED 0, RW RESERVED:
Must be zero.
2 RESERVED 1, RW RESERVED:
Must be set to one.
1 HEARTBEAT_DIS 0, RW Heartbeat Disable: This bit only has influence in half-duplex 10Mb
mode.
1 = Heartbeat function disabled.
0 = Heartbeat function enabled.
When the device is operating at 100Mb or configured for full
duplex operation, this bit will be ignored - the heartbeat func-
tion is disabled.
0 JABBER_DIS 0, RW Jabber Disable:
Applicable only in 10BASE-T.
1 = Jabber function disabled.
0 = Jabber function enabled.
43 www.national.com
DP83847
Table 23. CD Test Register (CDCTRL), Address 0x1B
Bit Bit Name Default Description
15 CD_ENABLE 1, RW CD Enable:
1 = CD Enabled - power-down mode, outputs high impedance.
0 = CD Disabled.
14 DCDCOMP 0, RW Duty Cycle Distortion Compensation:
1 = Increases the amount of DCD compensation.
13 FIL_TTL 0, RW Waveshaper Current Source Test:
To check ability of waveshaper current sources to switch on/off.
1 = Test mode; waveshaping is done, but the output is a square
wave. All sources are either on or off.
0 = Normal mode; sinusoidal.
12 RESERVED none, RW Reserved: This bit should be written with a 0 if write access is re-
quired on this register.
11 RISETIME Strap, RW CD Rise Time Control:
10 RESERVED none, RW Reserved: This bit should be written with a 0 if write access is re-
quired on this register.
9 FALLTIME Strap, RW CD Fall Time Control:
8 CDTESTEN 0, RW CD Test Mode Enable:
1 = Enable CD test mode - differs based on speed of operation
(10/100Mb).
0 = Normal operation.
7:5 RESERVED[2:0] 000, RW RESERVED:
Must be zero.
4 CDPATTEN_10 0, RW CD Pattern Enable for 10meg:
1 = Enabled.
0 = Disabled.
3 CDPATTEN_100 0, RW CD Pattern Enable for 100meg:
1 = Enabled.
0 = Disabled.
2 10MEG_PATT_GAP 0, RW Defines gap between data or NLP test sequences:
1 = 15 µs.
0 = 10 µs.
1:0 CDPATTSEL[1:0] 00, RW CD Pattern Select[1:0]:
If CDPATTEN_100 = 1:
00 = All 0’s (True quiet)
01 = All 1’s
10 = 2 1’s, 2 0’s repeating pattern
11 = 14 1’s, 6 0’s repeating pattern
If CDPATTEN_10 = 1:
00 = Data, EOP0 sequence
01 = Data, EOP1 sequence
10 = NLPs
11 = Constant Manchester 1s (10mhz sine wave) for harmonic dis-
tortion testing.
44 www.national.com
DP83847
6.0 Electrical Specifications
Absolute Maximum Ratings
Recommended Operating Conditions
Absolute maximum ratings are those values beyond which
the safety of the device cannot be guaranteed. They are
not meant to imply that the device should be operated at
these limits.
Note:0 DC Electrical Specification
Supply Voltage (V
CC
) -0.5 V to 4.2 V
DC Input Voltage (V
IN
) -0.5V to 5.5V
DC Output Voltage (V
OUT
) -0.5V to 5.5V
Storage Temperature (T
STG
)
-65
o
C to 150°C
Lead Temp. (TL)
(Soldering, 10 sec)
240 °C
ESD Rating
(R
ZAP
= 1.5k, C
ZAP
= 120 pF)
TPTD+/- ESD Rating
2.0 kV
1.0 kV
Supply voltage (V
CC
) 3.3 Volts + 0.3V
Ambient Temperature (T
A
)
0 to 70
°C
Max. die temperature (Tj) 150 °C
Max case temp TBD °C
Thermal Characteristic
Max Units
Theta Junction to Case (T
jc
)
3.75 °C / W
Theta Junction to Ambient (T
ja
) degrees Celsius/Watt - No Airflow @ 1.0W 27.2 °C / W
Symbol Pin Types Parameter Conditions Min Typ Max Units
V
IH
I
I/O
Input High Voltage Nominal V
CC
1.5 V
V
IL
I
I/O
Input Low Voltage 1.1 V
I
IH
I
I/O
Input High Current V
IN
= V
CC
1.1 µA
I
IL
I
I/O
Input Low Current V
IN
= GND -.15 µA
V
OL
O,
I/O
Output Low
Voltage
I
OL
= 4 mA .09 .4 V
V
OH
O,
I/O
Output High
Voltage
I
OH
= -4 mA Vcc - 0.5 Vcc - 0.25 V
V
ledOL
LED Output Low
Voltage
* I
OL
= 2.5 mA .4 V
V
ledOH
LED Output High
Voltage
I
OH
= -2.5 mA Vcc - 0.5 V
I
OZH
I/O,
O
TRI-STATE
Leakage
V
OUT
= V
CC
.13 µA
I
5IH
I/O,
O
5 Volt Tolerant
MII Leakage
V
IN
= 5.25 V 5.5 µA
I
5OZH
I/O,
O
5 Volt Tolerant
MII Leakage
V
OUT
= 5.25 V 5.5 µA
R
INdiff
RD+/− Differential Input
Resistance
1.2 k
V
TPTD_100
TD+/− 100M Transmit
Voltage
.99 V
V
TPTDsym
TD+/− 100M Transmit
Voltage Symmetry
+/-.5 %
PREVIOUS89101112131415161718192021NEXT