Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

C8051F321-GMR

Part # C8051F321-GMR
Description 16KB,10ADC,USB,28PIN MCU (LEAD FREE) MLP28 -40 TO 85 DEG.
Category IC
Availability In Stock
Qty 560
Qty Price
1 - 24 $10.41286
25 - 60 $8.28296
61 - 128 $7.80964
129 - 275 $7.25745
276 + $6.46859
Manufacturer Available Qty
SILICON LABS
Date Code: 0603
  • Shipping Freelance Stock: 560
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

C8051F320/1
82 Rev. 1.4
PCA0CPM2 0xDC PCA Module 2 Mode Register 242
PCA0CPM3 0xDD PCA Module 3 Mode Register 242
PCA0CPM4 0xDE PCA Module 4 Mode Register 242
PCA0H 0xFA PCA Counter High 243
PCA0L 0xF9 PCA Counter Low 243
PCA0MD 0xD9 PCA Mode 241
PCON 0x87 Power Control 98
PSCTL 0x8F Program Store R/W Control 112
PSW 0xD0 Program Status Word 85
REF0CN 0xD1 Voltage Reference Control 56
REG0CN 0xC9 Voltage Regulator Control 70
RSTSRC 0xEF Reset Source Configuration/Status 104
SBUF0 0x99 UART0 Data Buffer 193
SCON0 0x98 UART0 Control 192
SMB0CF 0xC1 SMBus Configuration 175
SMB0CN 0xC0 SMBus Control 177
SMB0DAT 0xC2 SMBus Data 179
SP 0x81 Stack Pointer 84
SPI0CFG 0xA1 SPI Configuration 203
SPI0CKR 0xA2 SPI Clock Rate Cont
rol 205
SPI0CN 0xF8 SPI Control 204
SPI0DAT 0xA3 SPI Data 205
TCON 0x88 Timer/Counter Control 213
TH0 0x8C Timer/Counter 0 High 216
TH1 0x8D Timer/Counter 1 High 216
TL0 0x8A Timer/Counter 0 Low 216
TL1 0x8B Timer/Counter 1 Low 216
TMOD 0x89 Timer/Counter Mode 214
TMR2CN 0xC8 Timer/Counter 2 Control 220
TMR2H 0xCD Timer/Counter 2 High 221
TMR2L 0xCC Timer/Counter 2 Low 221
TMR2RLH 0xCB Timer/Counter 2 Reload High 221
Table 9.3. Special Function Registers (Continued)
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.
Register Address Description Page
Rev. 1.4 83
C8051F320/1
9.2.7. Register Descriptions
Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits
should not be set to logic l. Future product versions may use these bits to implement new features in which
case the
reset value of the bit will be logic 0, selecting the feature's default state. Det
ailed descriptions of
the remaining SFRs are included in the sections of the datasheet associated with their corresponding sys-
tem function.
SFR Definition 9.1.
Bits7–0: DPL: Data Pointer Low.
The DPL register is the low byte of the 16-bit DPTR. DPTR is used to access indirectly
addressed memory.
R/W R/W R/W R/W R/W R/W R/W R/W Reset Value
00000000
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address:
0x82
DPL: Data Pointer Low Byte
TMR2RLL 0xCA Timer/Counter 2 Reload Low 221
TMR3CN 0x91 Timer/Counter 3Control 225
TMR3H 0x95 Timer/Counter 3 High 226
TMR3L 0x94 Timer/Counter 3Low 226
TMR3RLH 0x93 Timer/Counter 3 Reload High 226
TMR3RLL 0x92 Timer/Counter 3 Reload Low 226
USB0ADR 0x96 USB0 Indirect Address Register 143
USB0DAT 0x97 USB0 Data Register 144
USB0XCN 0xD7 USB0 Transceiver Control 141
VDM0CN 0xFF VDD Monitor Control 101
XBR0 0xE1 Port I/O Crossbar Control 0 131
XBR1 0xE2 Port I/O Crossbar Control 1 132
0x84–0x86, 0xAB-0xAF,
0xB4,
0xB5, 0xBF
, 0xC7,
0xCE, 0xCF, 0xD2, 0xD3,
0xDF, 0xE3, 0xE5, 0xF5
Reserved
Table 9.3. Special Function Registers (Continued)
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.
Register Address Description Page
C8051F320/1
84 Rev. 1.4
SFR Definition 9.2.
Bits7–0: DPH: Data Pointer High.
The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indirectly
addressed memory.
R/W R/W R/W R/W R/W R/W R/W R/W Reset Value
00000000
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address:
0x83
DPH: Data Pointer High Byte
SFR Definition 9.3.
Bits7–0: SP: Stack Pointer.
The Stack Pointer holds the location of the top of the stack. The stack pointer is incremented
before every PUSH operation. The SP register defaults to 0x07 after reset.
R/W R/W R/W R/W R/W R/W R/W R/W Reset Value
00000111
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 SFR Address:
0x81
SP: Stack Pointer
PREVIOUS2122232425262728293031323334NEXT