
Datasheet 281
Electrical Characteristics
Table 25. Signal Groups
Signal Type Signals Notes
Host Interface Signal Groups
GTL+ Input/Outputs
FSB_ADSB, FSB_BNRB, FSB_DBSYB, FSB_DINVB_3:0,
FSB_DRDYB, FSB_AB_35:3, FSB_ADSTBB_1:0, FSB_DB_63:0,
FSB_DSTBPB_3:0, FSB_DSTBNB_3:0, FSB_HITB, FSB_HITMB,
FSB_REQB_4:0
GTL+ Common
Clock Outputs
FSB_BPRIB, FSB_BREQ0B, FSB_CPURSTB, FSB_DEFERB,
FSB_TRDYB, FSB_RSB_2:0
Analog Host I/F Ref
& Comp. Signals
FSB_RCOMP, FSB_SCOMP, FSB_SCOMPB, FSB_SWING,
FSB_DVREF, FSB_ACCVREF
GTL+ Input FSB_LOCKB, BSEL2:0
PCI Express* Graphics Interface Signal Groups
PCI Express* Input PCI Express* Interface: PEG_RXN_15:0, PEG_RXP_15:0
PCI Express* Output PCI Express* Interface: PEG_TXN_15:0, PEG_TXP_15:0
Analog PCI Express*
Compensation
Signals
EXP_COMPO, EXP_COMPI
Direct Media Interface Signal Groups
DMI Input DMI_RXP_3:0, DMI_RXN_3:0
DMI Output DMI_TXP_3:0, DMI_TXN_3:0
System Memory Interface Signal Groups
SSTL-1.8 / SSTL-1.5
Input/Output
DDR_A_DQ_63:0, DDR_A_DQS_7:0, DDR_A_DQSB_7:0
DDR_B_DQ_63:0, DDR_B_DQS_7:0, DDR_B_DQSB_7:0
DDR_A_CB_7:0, DDR_A_DQS_8, DDR_A_DQSB_8
DDR_B_CB_7:0, DDR_B_DQS_8, DDR_B_DQSB_8
1
SSTL-1.8 / SSTL-1.5
Output
DDR_A_CK_5:0, DDR_A_CKB_5:0, DDR_A_CSB_3:0,
DDR3_A_CSB_1, DDR_A_CKE_3:0, DDR_A_ODT_3:0,
DDR_A_MA_14:0, DDR3_A_MA_0, DDR_A_BS_2:0,
DDR_A_RASB, DDR_A_CASB, DDR_A_WEB, DDR3_A_WEB,
DDR_A_DM_7:0
DDR_B_CK_5:0, DDR_B_CKB_5:0, DDR_B_CSB_3:0,
DDR_B_CKE_3:0, DDR_B_ODT_3:0, DDR3_B_ODT_3,
DDR_B_MA_14:0, DDR_B_BS_2:0, DDR_B_RASB,
DDR_B_CASB, DDR_B_WEB, DDR_B_DM_7:0
DDR3_DRAMRST
CMOS Input DDR3_DRAM_PWROK
Reference and
Comp. Voltages
DDR_RCOMPXPD, DDR_RCOMPXPU, DDR_RCOMPYPD,
DDR_RCOMPYPU, DDR_VREF
Controller Link Signal Groups
CMOS I/O OD CL_DATA, CL_CLK
CMOS Input CL_RSTB, CL_PWROK
Analog Controller
Link Reference
Voltage
CL_VREF