Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

TLC555MJGB

Part # TLC555MJGB
Description IC, LOW POWER TIMER - Rail/Tube
Category Microcircuit
Availability Out of Stock
Qty 0
Qty Price
1 + $4.78750



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.


 
SLFS043F − SEPTEMBER 1983 − REVISED FEBRUARY 2005
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
D Very Low Power Consumption
− 1 mW Typ at V
DD
= 5 V
D Capable of Operation in Astable Mode
D CMOS Output Capable of Swinging Rail
to Rail
D High Output-Current Capability
− Sink 100 mA Typ
− Source 10 mA Typ
D Output Fully Compatible With CMOS, TTL,
and MOS
D Low Supply Current Reduces Spikes
During Output Transitions
D Single-Supply Operation From 2 V to 15 V
D Functionally Interchangeable With the
NE555; Has Same Pinout
D ESD Protection Exceeds 2000 V Per
MIL-STD-883C, Method 3015.2
D Available in Q-Temp Automotive
High Reliability Automotive Applications
Configuration Control/Print Support
Qualification to Automotive Standards
description
The TLC555 is a monolithic timing circuit
fabricated using the TI LinCMOS process. The
timer is fully compatible with CMOS, TTL, and
MOS logic and operates at frequencies up to
2 MHz. Because of its high input impedance, this
device uses smaller timing capacitors than those
used by the NE555. As a result, more accurate
time delays and oscillations are possible. Power
consumption is low across the full range of power
supply voltage.
Like the NE555, the TLC555 has a trigger level equal to approximately one-third of the supply voltage and a
threshold level equal to approximately two-thirds of the supply voltage. These levels can be altered by use of
the control voltage terminal (CONT). When the trigger input (TRIG) falls below the trigger level, the flip-flop is
set and the output goes high. If TRIG is above the trigger level and the threshold input (THRES) is above the
threshold level, the flip-flop is reset and the output is low. The reset input (RESET) can override all other inputs
and can be used to initiate a new timing cycle. If RESET is low, the flip-flop is reset and the output is low.
Whenever the output is low, a low-impedance path is provided between the discharge terminal (DISCH) and
GND. All unused inputs should be tied to an appropriate logic level to prevent false triggering.
While the CMOS output is capable of sinking over 100 mA and sourcing over 10 mA, the TLC555 exhibits greatly
reduced supply-current spikes during output transitions. This minimizes the need for the large decoupling
capacitors required by the NE555.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 1983−2005, Texas Instruments Incorporated
        !
     "   # 
 $%!  &   % 
&   !
LinCMOS is a trademark of Texas Instruments.
3212019
910111213
4
5
6
7
8
18
17
16
15
14
NC
DISCH
NC
THRES
NC
NC
TRIG
NC
OUT
NC
FK PACKAGE
(TOP VIEW)
NC
GND
NC
CONT
NC
V
NC
RESET
NC
NC
DD
D, DB, JG, OR P PACKAGE
(TOP VIEW)
1
2
3
4
8
7
6
5
GND
TRIG
OUT
RESET
V
DD
DISCH
THRES
CONT
NC − No internal connection
1
2
3
4
5
6
7
14
13
12
11
10
9
8
GND
NC
TRIG
NC
OUT
NC
RESET
V
DD
NC
DISCH
NC
THRES
NC
CONT
PW PACKAGE
(TOP VIEW)
    '(')*)+    
 "$ !   " + 
&   %  &   !

 
SLFS043F − SEPTEMBER 1983 − REVISED FEBRUARY 2005
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
description (continued)
The TLC555C is characterized for operation from 0°C to 70°C. The TLC555I is characterized for operation from
−40°C to 85°C. The TLC555Q is characterized for operation over the automotive temperature range of −40°C
to 125°C. The TLC555M is characterized for operation over the full military temperature range of −55°C to
125°C.
AVAILABLE OPTIONS
PACKAGED DEVICES
T
A
V
DD
RANGE
SMALL
OUTLINE
(D)
SSOP
(DB)
CHIP CARRIER
(FK)
CERAMIC DIP
(JG)
PLASTIC DIP
(P)
TSSOP
(PW)
0°C to 70°C 2 V to 15 V TLC555CD TLC555CDB TLC555CP TLC555CPW
−40°C to 85°C 3 V to 15 V TLC555ID TLC555IP
−40°C to 125°C 5 V to 15 V TLC555QD
−55°C to 125°C 5 V to 15 V TLC555MD TLC555MFK TLC555MJG TLC555MP
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site
at www.ti.com.
This package is available taped and reeled. Add the R suffix to device type (e.g., TLC555CDR).
FUNCTION TABLE
RESET VOLTAGE
TRIGGER VOLTAGE
THRESHOLD VOLTAGE
OUTPUT DISCHARGE SWITCH
<MIN Irrelevant Irrelevant L On
>MAX <MIN Irrelevant H Off
>MAX >MAX >MAX L On
>MAX >MAX <MIN As previously established
For conditions shown as MIN or MAX, use the appropriate value specified under electrical characteristics.
functional block diagram
GND
RESET
CONT
V
DD
1
THRES
TRIG
R
R
R
DISCH
OUT
S
R
R1
Pin numbers are for all packages except the FK package. RESET can override TRIG, which can override THRES.
5
6
2
1
7
3
4
8


SLFS043F − SEPTEMBER 1983 − REVISED FEBRUARY 2005
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
3
equivalent schematic (each channel)
THRES
CONT
TRIG RESET
V
DD
DISCH
OUT
GND
Transistors
COMPONENT COUNT
Resistors
39
5
1234567NEXT