Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

PAL16L8A-2MJB

Part # PAL16L8A-2MJB
Description Standard High-Speed PAL Circuits 20-Pin CDIP Tube - Rail/T
Category Microcircuit
Availability Out of Stock
Qty 0
Qty Price
1 + $8.12406



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

µA
µA
µA
mA
V
CC
= 5.5 V, V
O
= 2.7 V
V
CC
= 5.5 V, V
O
= 0.4 V
V
CC
= 5.5 V, V
I
= 2.7 V
V
CC
= 5.5 V, V
I
= 0.4 V
I
OZH
I
OZL
I
IH
I
IL
ns
Pulse duration (see Note 2)
t
w
PAL16L8AM, PAL16R4AM, PAL16R6AM, PAL16R8AM
STANDARD HIGH-SPEED PAL
CIRCUITS
SRPS016 – D2705, FEBRUARY 1984 – REVISED MARCH 1992
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
10
electrical characteristics over recommended operating free-air temperature range
PARAMETER TEST CONDITIONS MIN TYP
MAX UNIT
V
IK
V
CC
= 4.5 V, I
I
= –18 mA 1.5 V
V
OH
V
CC
= 4.5 V, I
OH
= –2 mA 2.4 3.2 V
V
OL
V
CC
= 4.5 V, I
OL
= 12 mA 0.25 0.4 V
Outputs 20
I/O ports 100
Outputs –20
I/O ports –100
I
I
V
CC
= 5.5 V, V
I
= 5.5 V 0.2 mA
I/O Ports 100
All others 25
OE input –0.2
All others –0.1
I
OS
V
CC
= 5.5 V, V
O
= 0.5 V –30 –250 mA
I
CC
V
CC
= 5.5 V, V
I
= 0, Outputs open 75 180 mA
timing requirements
MIN MAX UNIT
f
clock
Clock Frequency 0 25 MHz
Clock high 15
Clock low 20
t
su
Setup time, input or feedback before CLK 25 ns
t
h
Hold time, input or feedback after CLK 0 ns
NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f
clock
. The minimum pulse durations specified are
only for clock high or low, but not for both simultaneously.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITION MIN TYP
MAX UNIT
f
max
25 45 MHz
t
pd
I, I/O O, I/O
15 30 ns
t
pd
CLK Q R1 = 390 Ω, 10 20 ns
t
en
OE Q R2 = 750 Ω, 15 25 ns
t
dis
OE Q See Figure 1 10 25 ns
t
en
I, I/O O, I/O 14 30 ns
t
dis
I, I/O O, I/O 13 30 ns
All typical values are at V
CC
= 5 V, T
A
= 25°C.
Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V
O
at 0.5 V to avoid
test equipment degradation.
µA
µA
µA
mA
V
CC
= 5.5 V, V
O
= 2.7 V
V
CC
= 5.5 V, V
O
= 0.4 V
V
CC
= 5.5 V, V
I
= 2.7 V
V
CC
= 5.5 V, V
I
= 0.4 V
I
OZH
I
OZL
I
IH
I
IL
ns
Pulse duration (see Note 2)
t
w
PAL16L8A-2M, PAL16R4A-2M, PAL16R6A-2M, PAL16R8A-2M
STANDARD HIGH-SPEED PAL
CIRCUITS
SRPS016 – D2705, FEBRUARY 1984 – REVISED MARCH 1992
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
11
electrical characteristics over recommended operating free-air temperature range
PARAMETER TEST CONDITIONS MIN TYP
MAX UNIT
V
IK
V
CC
= 4.5 V, I
I
= –18 mA 1.5 V
V
OH
V
CC
= 4.5 V, I
OH
= –2 mA 2.4 3.2 V
V
OL
V
CC
= 4.5 V, I
OL
= 12 mA 0.25 0.4 V
Outputs 20
I/O ports 100
Outputs –20
I/O ports –100
I
I
V
CC
= 5.5 V, V
I
= 5.5 V 0.2 mA
I/O Ports 100
All others 25
OE input –0.2
All others –0.1
I
OS
V
CC
= 5.5 V, V
O
= 0.5 V –30 –250 mA
I
CC
V
CC
= 5.5 V, V
I
= 0, Outputs open 75 90 mA
timing requirements
MIN MAX UNIT
f
clock
Clock Frequency 0 16 MHz
Clock high 25
Clock low 25
t
su
Setup time, input or feedback before CLK 35 ns
t
h
Hold time, input or feedback after CLK 0 ns
NOTE 2: The total clock period of clock high and clock low must not exceed clock frequency, f
clock
. The minimum pulse durations specified are
only for clock high or low, but not for both simultaneously.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITION MIN TYP
MAX UNIT
f
max
16 25 MHz
t
pd
I, I/O O, I/O
25 40 ns
t
pd
CLK Q R1 = 390 Ω, 11 25 ns
t
en
OE Q R2 = 750 Ω, 20 25 ns
t
dis
OE Q See Figure 1 11 25 ns
t
en
I, I/O O, I/O 25 40 ns
t
dis
I, I/O O, I/O 25 35 ns
All typical values are at V
CC
= 5 V, T
A
= 25°C.
Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. Set V
O
at 0.5 V to avoid
test equipment degradation.
PAL16L8AM, PAL16L8A-2M, PAL16R4AM, PAL16R4A-2M
PAL16R6AM, PAL16R6A-2M, PAL16R8AM, PAL16R8A-2M
STANDARD HIGH-SPEED PAL
CIRCUITS
SRPS016 – D2705, FEBRUARY 1984 – REVISED MARCH 1992
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
12 SRPS016
PARAMETER MEASUREMENT INFORMATION
t
su
S1
From Output
Under Test
Test
Point
R2
C
L
(see Note A)
LOAD CIRCUIT FOR
3-STATE OUTPUTS
3 V
0
1.5 V
1.5 V
t
h
1.5 V
Timing
Input
Data
Input
Input
In-Phase
Output
Out-of-Phase
Output
(see Note D)
t
pd
t
pd
t
pd
t
pd
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
V
OH
V
OH
V
OL
V
OL
3 V
0
3 V
0
1.5 V 1.5 V
1.5 V 1.5 V
t
w
High-Level
Pulse
Low-Level
Pulse
Output
Control
(low-level
enabling)
Waveform 1
S1 Closed
(see Note B)
Waveform 2
S1 Open
(see Note B)
1.5 V 1.5 V
3 V
0
3.3 V
V
OL
V
OH
V
OH
– 0.5 V
0 V
t
en
t
en
t
dis
t
dis
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS
VOLTAGE WAVEFORMS
PULSE DURATIONS
1.5 V 1.5 V
1.5 V
1.5 V 1.5 V
1.5 V
1.5 V
1.5 V
R1
3 V
3 V
0
0
V
OL
+ 0.5 V
5 V
NOTES: A. C
L
includes probe and jig capacitance and is 50 pF for t
pd
and t
en
, 5 pF for t
dis
.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2
is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses have the following characteristics: PRR 10 MHz, t
r
and t
f
2 ns, duty cycle = 50%
D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
E. Equivalent loads may be used for testing.
Figure 1. Load Circuit and Voltage Waveforms
PREVIOUS123456NEXT