Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

54F374FK

Part # 54F374FK
Description
Category IC
Availability Out of Stock
Qty 0
Qty Price
1 + $12.60000



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

SN54F374, SN74F374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SDFS077A – D2932, MARCH 1987 – REVISED OCTOBER 1993
Copyright 1993, Texas Instruments Incorporated
2–1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Eight D-Type Flip-Flops in a Single Package
3-State Bus-Driving True Outputs
Full Parallel Access for Loading
Buffered Control Inputs
Package Options Include Plastic
Small-Outline (SOIC) and Shrink
Small-Outline (SSOP) Packages, Ceramic
Chip Carriers, and Plastic and Ceramic
DIPs
description
These 8-bit flip-flops feature 3-state outputs
designed specifically for driving highly capacitive
or relatively low-impedance loads. They are
particularly suitable for implementing buffer
registers, I/O ports, bidirectional bus drivers, and
working registers.
The eight flip-flops of the F374 are edge-triggered
D-type flip-flops. On the positive transition of the
clock (CLK) input, the Q outputs are set to the logic
levels that were set up at the data (D) inputs.
A buffered output enable (OE
) input can be used
to place the eight outputs in either a normal logic
state (high or low) or a high-impedance state. In
the high-impedance state, the outputs neither
load nor drive the bus lines significantly. The
high-impedance state and the increased drive
provide the capability to drive bus lines without
need for interface or pullup components.
The output enable (OE
) input does not affect internal operations of the flip-flop. Old data can be retained or new
data can be entered while the outputs are in the high-impedance state.
The SN74F374 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count
and functionality of standard small-outline packages in less than half the printed-circuit-board area.
The SN54F374 is characterized for operation over the full military temperature range of –55°C to 125°C. The
SN74F374 is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
(each flip-flop)
INPUTS
OUTPUT
OE CLK D
Q
L H H
L LL
LH or L X Q
0
H X X Z
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
V
CC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
SN54F374 ...J PACKAGE
SN74F374 ... DB, DW, OR N PACKAGE
(TOP VIEW)
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
2D
2Q
3Q
3D
4D
SN54F374 . . . FK PACKAGE
(TOP VIEW)
1D
1Q
OE
5Q
5D
8Q
4Q
GND
CLK
V
CC
8D
7D
7Q
6Q
6D
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
SN54F374, SN74F374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SDFS077A – D2932, MARCH 1987 – REVISED OCTOBER 1993
2–2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
logic symbol
logic diagram (positive logic)
1D
CLK
1Q
2
11
3
1
1D
C1
OE
OE
EN
1
11
CLK
1D
3
1D
4
2D
7
3D
8
4D
5Q
12
6Q
15
7Q
16
8Q
19
13
5D
14
6D
17
7D
18
8D
1Q
2
2Q
5
3Q
6
4Q
9
C1
To Seven Other Channels
This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
CC
0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
(see Note 1) 1.2 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input current range 30 mA to 5 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the disabled or power-off state 0.5 V to 5.5 V. . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high state 0.5 V to V
CC
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Current into any output in the low state: SN54F374 40 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SN74F374 48 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range: SN54F374 55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SN74F374 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range 65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.
recommended operating conditions
SN54F374 SN74F374
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
V
CC
Supply voltage 4.5 5 5.5 4.5 5 5.5 V
V
IH
High-level input voltage 2 2 V
V
IL
Low-level input voltage 0.8 0.8 V
I
IK
Input clamp current –18 –18 mA
I
OH
High-level output current –3 –3 mA
I
OL
Low-level output current 20 24 mA
T
A
Operating free-air temperature –55 125 0 70 °C
SN54F374, SN74F374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SDFS077A – D2932, MARCH 1987 – REVISED OCTOBER 1993
2–3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
SN54F374 SN74F374
UNIT
PARAMETER
TEST
CONDITIONS
MIN TYP
MAX MIN TYP
MAX
UNIT
V
IK
V
CC
= 4.5 V, I
I
= –18 mA 1.2 1.2 V
V
CC
=45V
I
OH
= – 1 mA 2.5 3.4 2.5 3.4
V
OH
V
CC
=
4
.
5
V
I
OH
= – 3 mA 2.4 3.3 2.4 3.3 V
V
CC
= 4.75 V, I
OH
= – 1 mA to –3 mA 2.7
V
OL
V
CC
=45V
I
OL
= 20 mA 0.3 0.5
V
V
OL
V
CC
=
4
.
5
V
I
OL
= 24 mA 0.35 0.5
V
I
OZH
V
CC
= 5.5 V, V
O
= 2.7 V 50 50 µA
I
OZL
V
CC
= 5.5 V, V
O
= 0.5 V –50 –50 µA
I
I
V
CC
= 5.5 V, V
I
= 7 V 0.1 0.1 mA
I
IH
V
CC
= 5.5 V, V
I
= 2.7 V 20 20 µA
I
IL
V
CC
= 5.5 V, V
I
= 0.5 V – 0.6 – 0.6 mA
I
OS
V
CC
= 5.5 V, V
O
= 0 –60 –150 –60 –150 mA
I
CCZ
V
CC
= 5.5 V, See Note 2 55 86 55 86 mA
All typical values are at V
CC
= 5 V, T
A
= 25°C.
Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
NOTE 2: I
CCZ
is measured with OE
at 4.5 V and all other inputs grounded.
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
V
CC
= 5 V,
T
A
= 25°C
SN54F374 SN74F374
UNIT
F374
UNIT
MIN MAX MIN MAX MIN MAX
f
clock
Clock frequency 0 100 0 60 0 70 MHz
t
Pulse duration
CLK high 7 7 7
ns
t
w
P
u
lse
d
u
ration
CLK low 6 6 6
ns
t
Setup time data before CLK
High
2 2.5 2
ns
t
su
S
e
t
up
ti
me,
d
a
t
a
b
e
f
ore
CLK
Low
2 2 2
ns
t
h
Hold time data after CLK
High 2 2 2
ns
t
h
Hold
time
,
data
after
CLK
Low 2 2.5 2
ns
12NEXT