Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

TPS54620RGYR

Part # TPS54620RGYR
Description Conv DC-DC Single Step Down 1.6V to 17V 14-Pin VQFN EP T/R
Category IC
Availability Out of Stock
Qty 0
Qty Price
1 + $1.44950



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

DETAILED DESCRIPTION
Fixed Frequency PWM Control
Continuous Current Mode Operation (CCM)
VIN and Power VIN Pins (VIN and PVIN)
Voltage Reference
TPS54620
SLVS949 MAY 2009 ........................................................................................................................................................................................................
www.ti.com
TYPICAL CHARACTERISTICS (continued)
The device reduces the external component count by integrating the boot recharge circuit. The bias voltage for
the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor
voltage is monitored by a BOOT to PH UVLO (BOOT-PH UVLO) circuit allowing PH pin to be pulled low to
recharge the boot capacitor. The device can operate at 100% duty cycle as long as the boot capacitor voltage is
higher than the preset BOOT-PH UVLO threshold which is typically 2.1V. The output voltage can be stepped
down to as low as the 0.8V voltage reference (Vref).
The device has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through
the VSENSE pin. The PWRGD pin is an open drain MOSFET which is pulled low when the VSENSE pin voltage
is less than 91% or greater than 109% of the reference voltage Vref and asserts high when the VSENSE pin
voltage is 94% to 106% of the Vref.
The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power supply sequencing
during power up. A small value capacitor or resistor divider should be coupled to the pin for slow start or critical
power supply sequencing requirements.
The device is protected from output overvoltage, overload and thermal fault consitions. The device minimizes
excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator.
When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning
on until the VSENSE pin voltage is lower than 106% of the Vref. The device implements both high-side MOSFET
overload protection and bidirectional low-side MOSFET overload protections which help control the inductor
current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal
shutdown trip point. The device is restarted under control of the slow start circuit automatically when the junction
temperature drops 10 ° C typically below the thermal shutdown trip point.
The device uses a adjustable fixed frequency, peak current mode control. The output voltage is compared
through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives
the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output
is converted into a current reference which compares to the high-side power switch current. When the power
switch current reaches current reference generated by the COMP voltage level the high-side power switch is
turned off and the low-side power switch is turned on.
As a synchronous buck converter, the device normally works in CCM (Continuous Conduction Mode) under all
load conditions.
The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN
pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to
the power converter system.
If tied together, the input voltage for VIN and PVIN can range from 4.5V to 17V. If using the VIN separately from
PVIN, the VIN pin must be between 4.5V and 17V, and the PVIN pin can range from as low as 1.6V to 17V. A
voltage divider connected to the EN pin can adjust the either input voltage UVLO appropriately. Adjusting the
input voltage UVLO on the PVIN pin helps to provide consistant power up behavior.
The voltage reference system produces a precise ± 1% voltage reference over temperature by scaling the output
of a temperature stable bandgap circuit.
10 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s) :TPS54620
Adjusting the Output Voltage
(1)
Safe Start-up into Pre-Biased Outputs
Error Amplifier
Slope Compensation
Enable and Adjusting Under-Voltage Lockout
TPS54620
www.ti.com
........................................................................................................................................................................................................ SLVS949 MAY 2009
The output voltage is set with a resistor divider from the output (VOUT) to the VSENSE pin. It is recommended to
use 1% tolerance or better divider resistors. Referring to the application schematic of Figure 34 , start with a 10
k Ω for R6 and use Equation 1 to calculate R5. To improve efficiency at light loads consider using larger value
resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the
VSENSE input current are noticeable.
Where Vref = 0.8V
The minimum output voltage and maximum output voltage can be limited by the minimum on time of the
high-side MOSFET and bootstrap voltage (BOOT-PH voltage) respectively. More discussions are located in
Minimum Output Voltage and Bootstrap Voltage (BOOT) and Low Dropout Operation .
The device has been designed to prevent the low-side MOSFET from diacharging a prebiased output. During
monotonic pre-biased startup, the low-side MOSFET is not allowed to sink current until the SS/TR pin voltage is
higher than 1.4V.
The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the
lower of the SS/TR pin voltage or the internal 0.8V voltage reference. The transconductance of the error amplifier
is 1300 µ A/V during normal operation. The frequency compensation network is connected between the COMP
pin and ground.
The device adds a compensating ramp to the switch current signal. This slope compensation prevents
sub-harmonic oscillations. The available peak inductor current remains constant over the full duty cycle range.
The EN pin provides electrical on/off control of the device. Once the EN pin voltage exceeds the threshold
voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator
stops switching and enters low Iq state.
The EN pin has an internal pullup current source, allowing the user to float the EN pin for enabling the device. If
an application requires controlling the EN pin, use open drain or open collector output logic to interface with the
pin.
The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage
falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 150mV.
If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN, in
split rail applications, then the EN pin can be configured as shown in Figure 17 , Figure 18 and Figure 19 . When
using the external UVLO function it is recommended to set the hysteresis to be greater than 500mV.
The EN pin has a small pull-up current Ip which sets the default state of the pin to enable when no external
components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO
function since it increases by I
h
once the EN pin crosses the enable threshold. The UVLO thresholds can be
calculated using Equation 2 and Equation 3 .
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s) :TPS54620
EN
ip
i
h
VIN
TPS54620
R 1
R 2
EN
ip
i
h
PVIN
TPS54620
R 1
R 2
EN
ip
i
h
VIN
TPS54620
R 1
R 2
PVIN
1
æ ö
-
ç ÷
è ø
æ ö
- +
ç ÷
è ø
ENFALLING
START STOP
ENRISING
ENFALLING
p h
ENRISING
V
V V
V
R1 =
V
I I
V
(2)
( )
´
- + +
ENFALLING
STOP ENFALLING p h
R1 V
R2 =
V V R1 I I
(3)
Adjustable Switching Frequency and Synchronization (RT/CLK)
TPS54620
SLVS949 MAY 2009 ........................................................................................................................................................................................................
www.ti.com
Figure 17. Adjustable VIN Under Voltage Lock Out
Figure 18. Adjustable PVIN Under Voltage Lock Out, VIN 4.5V
Figure 19. Adjustable VIN and PVIN Under Voltage Lock Out
Where I
h
= 3.4 µ A, I
p
= 1.15 µ A, V
ENRISING
= 1.21 V, V
ENFALLING
= 1.17 V
The RT/CLK pin can be used to set the switching frequency of the device in two mode.
12 Submit Documentation Feedback Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s) :TPS54620
PREVIOUS12345678910NEXT