Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

TUSB3200ACPAH

Part # TUSB3200ACPAH
Description USB STREAMING CONTROLLER
Category IC
Availability Out of Stock
Qty 0
Qty Price
1 + $6.01940



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

A–4
A.4 USB Endpoint Configuration Blocks and Data Buffers Space
A.4.1 USB Endpoint Confiuration Blocks
The USB endpoint configuration space contains 16 blocks of 8 bytes which define configuration, buffer location, buffer
size, and data count for 16 (8 input and 8 output) USB endpoints. The MCU, UBM, and DMA, all have access to these
configuration blocks.
The device defines an endpoint of a USB pipe by initializing the configuration block configuration byte. It defines the
location of the pipe X and Y buffers in endpoint data buffer space by writing to the X buffer base address byte and
Y buffer base address byte. Base addresses are octlet (8-byte) aligned. Finally, the device sets the X and Y buffer
size to allocate fixed sized buffers for the pipe. Both X and Y buffer size must be greater than or equal to the USB
packet size associated with the endpoint. If the buffer size is greater than the USB packet size, each buffer will
independently recirculate.
A.4.2 Data Buffers Space
The endpoint data buffer space (1832 bytes) provides rate buffering between the USB and CODECs attached to the
TUSB3200. Buffers are defined in this space by base address pointers and size descriptors in the USB endpoint
configuration blocks. The MCU also has access to this space.
The UBM associates USB endpoints with buffers in the endpoint data buffer space by looking up configuration for
an endpoint in USB endpoint configuration space. A particular DMA channel is associated with a buffer through an
endpoint number in the DMA channel’s control register.
External Data Memory
Memory Mapped Registers
(80 Bytes)
Endpoint Configuration Blocks
(128 Bytes)
Setup Data Packet Buffer
(8 Bytes)
Endpoint Data Buffers
(1832 Bytes)
FFFFh
FFB0h
FFAFh
FF30h
FF2Fh
FF28h
FF27h
F800h
DMA Access
DMA Access
MCU Access
UBM Access
Figure A–3. USB Endpoint Configuration Blocks and Buffer Space Memory Map
A–5
Table A–1. USB Endpoint Configuration Blocks Address Map
ADDRESS MNEMONIC NAME
FFAFh OEPDCNTY0 Out endpoint 0 - Y buffer data count byte
FFAEh Reserved Reserved for future use
FFADh OEPBBAY0 Out endpoint 0 - Y buffer base address byte
FFACh Reserved Reserved for future use
FFABh OEPDCNTX0 Out endpoint 0 - X buffer data count byte
FFAAh OEPBSIZ0 Out endpoint 0 - X and Y buffer size byte
FFA9h OEPBBAX0 Out endpoint 0 - X buffer base address byte
FFA8h OEPCNF0 Out endpoint 0 – configuration byte
FFA7h OEPDCNTY1 Out endpoint 1 - Y buffer data count byte
FFA6h Reserved Reserved for future use
FFA5h OEPBBAY1 Out endpoint 1 - Y buffer base address byte
FFA4h Reserved Reserved for future use
FFA3h OEPDCNTX1 Out endpoint 1 - X buffer data count byte
FFA2h OEPBSIZ1 Out endpoint 1 - X and Y buffer size byte
FFA1h OEPBBAX1 Out endpoint 1 - X buffer base address byte
FFA0h OEPCNF1 Out endpoint 1 – configuration byte
FF9Fh OEPDCNTY2 Out endpoint 2 - Y buffer data count byte
FF9Eh Reserved Reserved for future use
FF9Dh OEPBBAY2 Out enEdpoint 2 - Y buffer base address byte
FF9Ch Reserved Reserved for future use
FF9Bh OEPDCNTX2 Out endpoint 2 - X buffer data count byte
FF9Ah OEPBSIZ2 Out endpoint 2 - X and Y buffer size byte
FF99h OEPBBAX2 Out endpoint 2 - X buffer base address byte
FF98h OEPCNF2 Out endpoint 2 – configuration byte
FF97h OEPDCNTY3 Out endpoint 3 - Y buffer data count byte
FF96h Reserved Reserved for future use
FF95h OEPBBAY3 Out endpoint 3 - Y buffer base address byte
FF94h Reserved Reserved for future use
FF93h OEPDCNTX3 Out endpoint 3 - X buffer data count byte
FF92h OEPBSIZ3 Out endpoint 3 - X and Y buffer size byte
FF91h OEPBBAX3 Out endpoint 3 - X buffer base address byte
FF90h OEPCNF3 Out endpoint 3 – configuration byte
FF8Fh OEPDCNTY4 Out endpoint 4 - Y buffer data count byte
FF8Eh Reserved Reserved for future use
FF8Dh OEPBBAY4 Out endpoint 4 - Y buffer base address byte
FF8Ch Reserved Reserved for future use
FF8Bh OEPDCNTX4 Out endpoint 4 - X buffer data count byte
FF8Ah OEPBSIZ4 Out endpoint 4 - X and Y buffer size byte
FF89h OEPBBAX4 Out endpoint 4 - X buffer base address byte
FF88h OEPCNF4 Out endpoint 4 – configuration byte
FF87h OEPDCNTY5 Out endpoint 5 - Y buffer data count byte
FF86h Reserved Reserved for future use
FF85h OEPBBAY5 Out endpoint 5 - Y buffer base address byte
FF84h Reserved Reserved for future use
FF83h OEPDCNTX5 Out endpoint 5 - X buffer data count byte
FF82h OEPBSIZ5 Out endpoint 5 - X and Y buffer size byte
FF81h OEPBBAX5 Out endpoint 5 - X Buffer Base Address Byte
FF80h OEPCNF5 Out endpoint 5 – configuration byte
A–6
Table A–1. USB Endpoint Configuration Blocks Address Map (Continued)
ADDRESS MNEMONIC NAME
FF7Fh OEPDCNTY6 Out endpoint 6 - Y buffer data count byte
FF7Eh Reserved Reserved for future use.
FF7Dh OEPBBAY6 Out endpoint 6 - Y buffer base address byte
FF7Ch Reserved Reserved for future use.
FF7Bh OEPDCNTX6 Out endpoint 6 - X buffer data count byte
FF7Ah OEPBSIZ6 Out endpoint 6 - X and Y buffer size byte
FF79h OEPBBAX6 Out endpoint 6 - X buffer base address byte
FF78h OEPCNF6 Out endpoint 6 – configuration byte
FF77h OEPDCNTY7 Out endpoint 7 - Y buffer data count byte
FF76h Reserved Reserved for future use.
FF75h OEPBBAY7 Out endpoint 7 - Y buffer base address byte
FF74h Reserved Reserved for future use.
FF73h OEPDCNTX7 Out endpoint 7 - X buffer data count byte
FF72h OEPBSIZ7 Out endpoint 7 - X and Y buffer size byte
FF71h OEPBBAX7 Out endpoint 7 - X buffer base address byte
FF70h OEPCNF7 Out endpoint 7 – configuration byte
FF6Fh IEPDCNTY0 In endpoint 0 - Y buffer data count byte
FF6Eh Reserved Reserved for future use.
FF6Dh IEPBBAY0 In endpoint 0 - Y buffer base address byte
FF6Ch Reserved Reserved for future use.
FF6Bh IEPDCNTX0 In endpoint 0 - X buffer data count byte
FF6Ah IEPBSIZ0 In endpoint 0 - X and Y buffer size byte
FF69h IEPBBAX0 In endpoint 0 - X buffer base address byte
FF68h IEPCNF0 In endpoint 0 – configuration byte
FF67h IEPDCNTY1 In endpoint 1 - Y buffer data count byte
FF66h Reserved Reserved for future use.
FF65h IEPBBAY1 In endpoint 1 - Y buffer base address byte
FF64h Reserved Reserved for future use.
FF63h IEPDCNTX1 In endpoint 1 - X buffer data count byte
FF62h IEPBSIZ1 In endpoint 1 - X and Y buffer size byte
FF61h IEPBBAX1 In endpoint 1 - X buffer base address byte
FF60h IEPCNF1 In endpoint 1 – configuration byte
FF5Fh IEPDCNTY2 In endpoint 2 - Y buffer data count byte
FF5Eh Reserved Reserved for future use.
FF5Dh IEPBBAY2 In endpoint 2 - Y buffer base address byte
FF5Ch Reserved Reserved for future use.
FF5Bh IEPDCNTX2 In endpoint 2 - X buffer data count byte
FF5Ah IEPBSIZ2 In eEndpoint 2 - X and Y buffer size byte
FF59h IEPBBAX2 In endpoint 2 - X buffer base address byte
FF58h IEPCNF2 In endpoint 2 – configuration byte
FF57h IEPDCNTY3 In endpoint 3 - Y buffer data count byte
FF56h Reserved Reserved for future use.
FF55h IEPBBAY3 In endpoint 3 - Y buffer base address byte
FF54h Reserved Reserved for future use.
FF53h IEPDCNTX3 In endpoint 3 - X buffer data count byte
FF52h IEPBSIZ3 In endpoint 3 - X and Y buffer size byte
FF51h IEPBBAX3 In endpoint 3 - X buffer base address byte
FF50h IEPCNF3 In endpoint 3 – configuration byte
PREVIOUS1112131415161718192021222324NEXT