Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

TIBPAL22V10ACNT

Part # TIBPAL22V10ACNT
Description 25NS TPD AT 180MA ICC - Rail/Tube
Category IC
Availability Out of Stock
Qty 0
Qty Price
1 + $2.24000



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

TIBPAL22V10C, TIBPAL22V10AC, TIBPAL22V10AM
HIGH-PERFORMANCE IMPACT PROGRAMMABLE ARRAY LOGIC CIRCUITS
SRPS024 – D2943, OCTOBER 1986 – REVISED MARCH 1992
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
4
0 4 8 1216202428
Increments
First
Fuse
Numbers
32 36 40
Macro-
cell
R = 5809
P = 5808
R = 5811
P = 5810
R = 5813
P = 5812
R = 5815
P = 5814
R = 5817
P = 5816
logic symbol (positive logic)
Asynchronous Reset
23
22
21
20
19
1
2
3
4
5
(to all registers)
396
0
440
880
924
1452
1496
2112
2156
2860
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I
I
I
I
CLK/I
Macro-
cell
Macro-
cell
Macro-
cell
Macro-
cell
TIBPAL22V10C, TIBPAL22V10AC, TIBPAL22V10AM
HIGH-PERFORMANCE IMPACT PROGRAMMABLE ARRAY LOGIC CIRCUITS
SRPS024 – D2943, OCTOBER 1986 – REVISED MARCH 1992
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
5
Fuse number = First fuse number + Increment
R = 5819
P = 5818
R = 5821
P = 5820
R = 5823
P = 5822
R = 5825
P = 5824
R = 5827
P = 5826
18
6
7
8
9
10
11
17
16
15
14
Synchronous Set
13
(to all registers)
Inside each MACROCELL the ”P” fuse is the polarity fuse and the ”R” fuse is the register fuse.
2904
3608
3652
4268
4312
4840
4884
5324
5368
5720
5764
I
I
I
I
I
I
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I
Macro-
cell
Macro-
cell
Macro-
cell
Macro-
cell
Macro-
cell
TIBPAL22V10C, TIBPAL22V10AC, TIBPAL22V10AM
HIGH-PERFORMANCE IMPACT PROGRAMMABLE ARRAY LOGIC CIRCUITS
SRPS024 – D2943, OCTOBER 1986 – REVISED MARCH 1992
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
6
output logic macrocell diagram
C1
G
0
3
0
1
1
0
3
2
MUX
I = 0
1S
1D
R
MUX
G1
1
1
SS
AR
From Clock Buffer
S1
S0
AR = asynchronous reset
SS = synchronous set
Output Logic Macrocell
PREVIOUS123456NEXT