SLLS067G − AUGUST 1990 − REVISED APRIL 2006
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D Bidirectional Transceiver
D Meets or Exceeds the Requirements of
ANSI Standard TIA/EIA−485−A and
ISO 8482:1987(E)
D High-Speed Low-Power LinBiCMOS
Circuitry
D Designed for High-Speed Operation in Both
Serial and Parallel Applications
D Low Skew
D Designed for Multipoint Transmission on
Long Bus Lines in Noisy Environments
D Very Low Disabled Supply Current ...200
µA Maximum
D Wide Positive and Negative Input/Output
Bus Voltage Ranges
D Thermal-Shutdown Protection
D Driver Positive-and Negative-Current
Limiting
D Open-Circuit Failsafe Receiver Design
D Receiver Input Sensitivity...±200 mV Max
D Receiver Input Hysteresis . . . 50 mV Typ
D Operates From a Single 5-V Supply
D Glitch-Free Power-Up and Power-Down
Protection
D Available in Q-Temp Automotive
HighRel Automotive Applications
Configuration Control / Print Support
Qualification to Automotive Standards
description
The SN55LBC176, SN65LBC176,
SN65LBC176Q, and SN75LBC176 differential
bus transceivers are monolithic, integrated
circuits designed for bidirectional data communi-
cation on multipoint bus-transmission lines. They
are designed for balanced transmission lines and
meet ANSI Standard TIA/EIA−485−A (RS-485)
and ISO 8482:1987(E).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
8
7
6
5
R
RE
DE
D
V
CC
B
A
GND
(TOP VIEW)
3212019
910111213
4
5
6
7
8
18
17
16
15
14
NC
B
NC
A
NC
NC
RE
NC
DE
NC
FK PACKAGE
(TOP VIEW)
NC
R
NC
GND
NC
V
NC
NC
D
NC
NC−No internal connection
CC
! "#$ ! %#&'" ($)
(#"! " !%$""! %$ *$ $! $+! !#$!
!(( ,-) (#" %"$!!. ($! $"$!!'- "'#($
$!. '' %$$!)
Copyright 2000−2006, Texas Instruments Incorporated
LinBiCMOS and LinASIC are trademarks of Texas Instruments Incorporated.
%(#"! "%' /00121 '' %$$! $ $!$(
#'$!! *$,!$ $() '' *$ %(#"! %(#"
%"$!!. ($! $"$!!'- "'#($ $!. '' %$$!)
INPUT
D
H
L
X
ENABLE
DE
H
H
L
OUTPUTS
A B
H L
L H
Z Z
DRIVER
DIFFERENTIAL INPUTS
V
ID
= V
IA
−V
IB
V
ID
≥ 0.2 V
−0.2 V < V
ID
< 0.2 V
V
ID
≤ −0.2 V
X
Open
ENABLE
RE
L
L
L
H
L
OUTPUT
R
H
?
L
Z
H
RECEIVER
H
=
high
level,
L
=
low
level,
?
=
indeterminate,
X
=
irrelevant,
Z
=
high
impedance
(off)
Function Tables
