Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

SN74AS74AN

Part # SN74AS74AN
Description Flip Flop D-Type Pos-Edge 2-Element 14-Pin PDIP Tube
Category IC
Availability In Stock
Qty 149
Qty Price
1 - 31 $0.94824
32 - 62 $0.75859
63 - 93 $0.62584
94 - 125 $0.58159
126 + $0.51837
Manufacturer Available Qty
Texas Instruments
  • Shipping Freelance Stock: 85
    Ships Immediately
Texas Instruments
  • Shipping Freelance Stock: 22
    Ships Immediately
Texas Instruments
  • Shipping Freelance Stock: 7
    Ships Immediately
Texas Instruments
  • Shipping Freelance Stock: 23
    Ships Immediately
Texas Instruments
  • Shipping Freelance Stock: 12
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS143C – APRIL 1982 – REVISED AUGUST 1995
Copyright 1995, Texas Instruments Incorporated
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
TYPE
TYPICAL MAXIMUM
CLOCK FREQUENCY
(C
L
= 50 pF)
(MHz)
TYPICAL POWER
DISSIPATION
PER FLIP-FLOP
(mW)
ALS74A 50 6
AS74A 134 26
description
These devices contain two independent
positive-edge-triggered D-type flip-flops. A low
level at the preset (PRE
) or clear (CLR) inputs sets
or resets the outputs regardless of the levels of the
other inputs. When PRE
and CLR are inactive
(high), data at the data (D) input meeting the
setup-time requirements are transferred to the
outputs on the positive-going edge of the clock
(CLK) pulse. Clock triggering occurs at a voltage
level and is not directly related to the rise time of
CLK. Following the hold-time interval, data at the
D input can be changed without affecting the
levels at the outputs.
The SN54ALS74A and SN54AS74A are
characterized for operation over the full military
temperature range of –55°C to 125°C. The
SN74ALS74A and SN74AS74A are characterized
for operation from 0°C to 70°C.
FUNCTION TABLE
INPUTS
OUTPUTS
PRE CLR CLK D Q Q
L H X X H L
H LXXLH
LLXXH
H
HHHHL
HHLLH
HHLXQ
0
Q
0
The output levels in this configuration are not
specified to meet the minimum levels for V
OH
if the
lows at PRE
and CLR are near V
IL
maximum.
Furthermore, this configuration is nonstable; that
is, it does not persist when PRE
or CLR returns to
its inactive (high) level.
SN54ALS74A, SN54AS74A ...J PACKAGE
SN74ALS74A, SN74AS74A ...D OR N PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
14
13
12
11
10
9
8
1CLR
1D
1CLK
1PRE
1Q
1Q
GND
V
CC
2CLR
2D
2CLK
2PRE
2Q
2Q
SN54ALS74A, SN54AS74A . . . FK PACKAGE
(TOP VIEW)
3212019
910111213
4
5
6
7
8
18
17
16
15
14
2D
NC
2CLK
NC
2PRE
1CLK
NC
1PRE
NC
1Q
1D
1CLR
NC
2Q
2Q
V
2CLR
1Q
NC
CC
NC – No internal connection
GND
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS143C – APRIL 1982 – REVISED AUGUST 1995
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
logic symbol
S
4
3
1CLK
1D
2
1D
R
1
1Q
5
6
C1
10
11
2CLK
12
2D
13
2Q
9
8
1PRE
2PRE
1CLR
2CLR
1Q
2Q
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.
logic diagram (positive logic)
PRE
CLR
Q
Q
CLK
D
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
CC
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage, V
I
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, T
A
: SN54ALS74A 55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SN74ALS74A 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range 65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SDAS143C – APRIL 1982 – REVISED AUGUST 1995
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
recommended operating conditions
SN54ALS74A SN74ALS74A
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
V
CC
Supply voltage 4.5 5 5.5 4.5 5 5.5 V
V
IH
High-level input voltage 2 2 V
V
IL
Low-level input voltage 0.7 0.8 V
I
OH
High-level output current 0.4 0.4 mA
I
OL
Low-level output current 4 8 mA
f
clock
Clock frequency 0 25 0 34 MHz
PRE or CLR low 15 15
t
w
Pulse duration
CLK high
17.5 14.5
ns
CLK low 17.5 14.5
t
Set p time before CLK
Data 16 15
ns
t
su
S
etup t
i
me
b
e
f
ore
CLK
PRE or CLR inactive 10 10
ns
t
h
Hold time after CLK Data 2 0 ns
T
A
Operating free-air temperature –55 125 0 70 °C
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
SN54ALS74A SN74ALS74A
UNIT
PARAMETER
TEST
CONDITIONS
MIN TYP
MAX MIN TYP
MAX
UNIT
V
IK
V
CC
= 4.5 V, I
I
= –18 mA –1.5 –1.5 V
V
OH
V
CC
= 4.5 V to 5.5 V, I
OH
= –2 mA V
CC
–2 V
CC
–2 V
V
OL
V
CC
=45V
I
OL
= 4 mA 0.25 0.4 0.25 0.4
V
V
OL
V
CC
=
4
.
5
V
I
OL
= 8 mA 0.35 0.5
V
I
I
CLK or D
V
CC
=45V
0.1 0.1
mA
I
I
PRE or CLR
V
CC
=
4
.
5
V
,
I
=
0.2 0.2
mA
I
IH
CLK or D
V
CC
=45V
20 20
µA
I
IH
PRE or CLR
V
CC
=
4
.
5
V
,
I
=
.
40 40
µ
A
I
IL
CLK or D
V
CC
=45V
0.2 0.2
mA
I
IL
PRE or CLR
V
CC
=
4
.
5
V
,
I
=
.
0.4 0.4
mA
I
O
V
CC
= 5.5 V, V
O
= 2.25 V –20 –112 –30 –112 mA
I
CC
V
CC
= 5.5 V, See Note 1 2.4 4 2.4 4 mA
All typical values are at V
CC
= 5 V, T
A
= 25°C.
The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I
OS
.
NOTE 1: I
CC
is measured with D, CLK, and PRE
grounded, then with D, CLK, and CLR grounded.
123NEXT