Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968

We Stock Hard to Find Parts
My Account | My Orders | My Cart
Questions? (800) 300-1968

SN74AHC374DW

Part # SN74AHC374DW
Description OCTAL D-TYPE FLIP-FLOP WITH 3-STATE - Bulk
Category IC
Availability In Stock
Qty 5
Qty Price
1 + $0.16525
Manufacturer Available Qty
Texas Instruments
  • Shipping Freelance Stock: 5
    Ships Immediately

Related Items

SN74ABT125D
Texas Instruments
IC
SN74ABT125D
$0.11747
SN74ABT125DB
Texas Instruments
IC
SN74ABT125DB
$0.91842
SN74ABT125DR
Texas Instruments
IC
SN74ABT125DR
$0.06833
SN74ABT125N
Texas Instruments
IC
SN74ABT125N
$0.26090
SN74ABT125PWR
Texas Instruments
IC
SN74ABT125PWR
$0.24177
SN74ABT162244DL
Texas Instruments
IC
SN74ABT162244DL
$1.16097


Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

SN54AHC374, SN74AHC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Operating Range 2-V to 5.5-V V
CC
3-State Outputs Drive Bus Lines Directly
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
SN54AHC374 ...J OR W PACKAGE
SN74AHC374 . . . DB, DGV, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
SN54AHC374 . . . FK PACKAGE
(TOP VIEW)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
V
CC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
3 2 1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
2D
2Q
3Q
3D
4D
1D
1Q
OE
5Q
5D
8Q
4Q
GND
CLK
V
CC
8D
7D
7Q
6Q
6D
description/ordering information
The ’AHC374 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed
specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly
suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without
interface or pullup components.
ORDERING INFORMATION
T
A
PACKAGE
†
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – N Tube SN74AHC374N SN74AHC374N
SOIC DW
Tube SN74AHC374DW
AHC374
SOIC
–
DW
Tape and reel SN74AHC374DWR
AHC374
40°Cto85°C
SOP – NS Tape and reel SN74AHC374NSR AHC374
–
40°C
to
85°C
SSOP – DB Tape and reel SN74AHC374DBR HA374
TSSOP PW
Tube SN74AHC374PW
HA374
TSSOP
–
PW
Tape and reel SN74AHC374PWR
HA374
TVSOP – DGV Tape and reel SN74AHC374DGVR HA374
CDIP – J Tube SNJ54AHC374J SNJ54AHC374J
–55°C to 125°C
CFP – W Tube SNJ54AHC374W SNJ54AHC374W
LCCC – FK Tube SNJ54AHC374FK SNJ54AHC374FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Copyright 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
SN54AHC374, SN74AHC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
description/ordering information (continued)
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE
should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
FUNCTION TABLE
(each flip-flop)
INPUTS
OUTPUT
OE CLK D
Q
L ↑ H H
L ↑ LL
L H or L X Q
0
H X X Z
logic diagram (positive logic)
OE
To Seven Other Channels
1
11
3
2
CLK
1D
C1
1D
1Q
SN54AHC374, SN74AHC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
3
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
†
Supply voltage range, V
CC
–0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
(see Note 1) –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, V
O
(see Note 1) –0.5 V to V
CC
+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
IK
(V
I
< 0) –20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, I
OK
(V
O
< 0 or V
O
> V
CC
) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, I
O
(V
O
= 0 to V
CC
) ±25 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through V
CC
or GND ±75 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θ
JA
(see Note 2): DB package 70°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DGV package 92°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DW package 58°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
N package 69°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NS package 60°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package 83°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
stg
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)
SN54AHC374 SN74AHC374
UNIT
MIN MAX MIN MAX
UNIT
V
CC
Supply voltage 2 5.5 2 5.5 V
V
CC
= 2 V 1.5 1.5
V
IH
High-level input voltage
V
CC
= 3 V
2.1 2.1
V
V
CC
= 5.5 V 3.85 3.85
V
CC
= 2 V 0.5 0.5
V
IL
Low-level input voltage
V
CC
= 3 V
0.9 0.9
V
V
CC
= 5.5 V 1.65 1.65
V
I
Input voltage 0 5.5 0 5.5 V
V
O
Output voltage 0 V
CC
0 V
CC
V
V
CC
= 2 V –50 –50 A
I
OH
High-level output current
V
CC
= 3.3 V ± 0.3 V
–4 –4
mA
V
CC
= 5 V ± 0.5 V –8 –8
mA
V
CC
= 2 V 50 50 A
I
OL
Low-level output current
V
CC
= 3.3 V ± 0.3 V
4 4
mA
V
CC
= 5 V ± 0.5 V 8 8
mA
∆t/∆v
In
p
ut transition rise or fall rate
V
CC
= 3.3 V ± 0.3 V 100 100
ns/V
∆t/∆v
Input
transition
rise
or
fall
rate
V
CC
= 5 V ± 0.5 V 20 20
ns/V
T
A
Operating free-air temperature –55 125 –40 85 °C
NOTE 3: All unused inputs of the device must be held at V
CC
or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
1234567NEXT
Address
Freelance Electronics
13197 Sandoval Street
Santa Fe Springs, CA 90670
 
Hours of Operation  (Holiday Hours)
Monday-Friday 7:30am-4:30pm PST
(Deadline for next day shipment 2:00pm PST)
Seal
Government Cage code#-1V4R6
Duns Number# 788130532
Certified Small Disadvantaged Business
Customer Service
Company
Information
Connect with Us
Twitter Facebook Instagra,
This site is protected by Trustwave's Trusted Commerce program