Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

MC74HC14AN

Part # MC74HC14AN
Description Inverter Schmitt Trigger 6-Element CMOS 14-Pin PDIP Rail
Category IC
Availability Out of Stock
Qty 0
Qty Price
1 + $0.62790



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

Semiconductor Components Industries, LLC, 2000
March, 2000 – Rev. 8
1 Publication Order Number:
MC74HC14A/D
High–Performance Silicon–Gate CMOS
The MC74HC14A is identical in pinout to the LS14, LS04 and the
HC04. The device inputs are compatible with Standard CMOS
outputs; with pullup resistors, they are compatible with LSTTL
outputs.
The HC14A is useful to “square up” slow input rise and fall times.
Due to hysteresis voltage of the Schmitt trigger, the HC14A finds
applications in noisy environments.
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS and TTL
Operating Voltage Range: 2 to 6V
Low Input Current: 1µA
High Noise Immunity Characteristic of CMOS Devices
In Compliance With the JEDEC Standard No. 7A Requirements
Chip Complexity: 60 FETs or 15 Equivalent Gates
LOGIC DIAGRAM
Y1A1
A2
A3
A4
A5
A6
Y2
Y3
Y4
Y5
Y6
1
3
5
9
11
13
2
4
6
8
10
12
Y = A
Pin 14 = V
CC
Pin 7 = GND
Pinout: 14–Lead Packages (Top View)
1314 12 11 10 9 8
21 34567
V
CC
A6 Y6 A5 Y5 A4 Y4
A1 Y1 A2 Y2 A3 Y3 GND
Device Package Shipping
ORDERING INFORMATION
MC74HC14AN PDIP–14 2000 / Box
MC74HC14AD SOIC–14
http://onsemi.com
55 / Rail
MC74HC14ADR2 SOIC–14 2500 / Reel
MARKING
DIAGRAMS
A = Assembly Location
WL or L = Wafer Lot
YY or Y = Year
WW or W = Work Week
MC74HC14ADT TSSOP–14 96 / Rail
MC74HC14ADTR2 TSSOP–14
2500 / Reel
TSSOP–14
DT SUFFIX
CASE 948G
HC
14A
ALYW
1
14
1
14
PDIP–14
N SUFFIX
CASE 646
MC74HC14AN
AWLYYWW
SOIC–14
D SUFFIX
CASE 751A
1
14
HC14A
AWLYWW
L
H
FUNCTION TABLE
Inputs Outputs
A
H
L
Y
MC74HC14A
http://onsemi.com
2
MAXIMUM RATINGS*
Symbol Parameter Value Unit
V
CC
DC Supply Voltage (Referenced to GND) – 0.5 to + 7.0 V
V
in
DC Input Voltage (Referenced to GND) – 0.5 to V
CC
+ 0.5 V
V
out
DC Output Voltage (Referenced to GND) – 0.5 to V
CC
+ 0.5 V
I
in
DC Input Current, per Pin ± 20 mA
I
out
DC Output Current, per Pin ± 25 mA
I
CC
DC Supply Current, V
CC
and GND Pins ± 50 mA
P
D
Power Dissipation in Still Air, Plastic DIP†
SOIC Package†
TSSOP Package†
750
500
450
mW
T
stg
Storage Temperature Range – 65 to + 150
C
T
L
Lead Temperature, 1 mm from Case for 10 Seconds
Plastic DIP, SOIC or TSSOP Package
260
C
*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
Derating Plastic DIP: – 10 mW/ C from 65 to 125 C
SOIC Package: – 7 mW/ C from 65 to 125 C
TSSOP Package: – 6.1 mW/ C from 65 to 125 C
For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book (DL129/D).
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Min Max Unit
V
CC
DC Supply Voltage (Referenced to GND) 2.0 6.0 V
V
in
, V
out
DC Input Voltage, Output Voltage (Referenced to
GND)
0 V
CC
V
T
A
Operating Temperature Range, All Package Types – 55 + 125
C
t
r
, t
f
Input Rise/Fall Time V
CC
= 2.0 V
(Figure 1) V
CC
= 4.5 V
V
CC
= 6.0 V
0
0
0
No Limit*
No Limit*
No Limit*
ns
*When V
in
= 50% V
CC
, I
CC
> 1mA
This device contains protection
circuitry to guard against damage
due to high static voltages or electric
fields. However, precautions must
be taken to avoid applications of any
voltage higher than maximum rated
voltages to this high–impedance cir-
cuit. For proper operation, V
in
and
V
out
should be constrained to the
range GND (V
in
or V
out
) V
CC
.
Unused inputs must always be
tied to an appropriate logic voltage
level (e.g., either GND or V
CC
).
Unused outputs must be left open.
MC74HC14A
http://onsemi.com
3
DC CHARACTERISTICS (Voltages Referenced to GND)
V
CC
Guaranteed Limit
Symbol Parameter Condition
V
CC
V
–55 to 25°C 85°C 125°C Unit
V
T+
max Maximum Positive–Going Input
Threshold Voltage
(Figure 3)
V
out
= 0.1V
|I
out
| 20µA
2.0
3.0
4.5
6.0
1.50
2.15
3.15
4.20
1.50
2.15
3.15
4.20
1.50
2.15
3.15
4.20
V
V
T+
min Minimum Positive–Going Input
Threshold Voltage
(Figure 3)
V
out
= 0.1V
|I
out
| 20µA
2.0
3.0
4.5
6.0
1.0
1.5
2.3
3.0
0.95
1.45
2.25
2.95
0.95
1.45
2.25
2.95
V
V
T–
max Maximum Negative–Going Input
Threshold Voltage
(Figure 3)
V
out
= V
CC
– 0.1V
|I
out
| 20µA
2.0
3.0
4.5
6.0
0.9
1.4
2.0
2.6
0.95
1.45
2.05
2.65
0.95
1.45
2.05
2.65
V
V
T–
min Minimum Negative–Going Input
Threshold Voltage
(Figure 3)
V
out
= V
CC
– 0.1V
|I
out
| 20µA
2.0
3.0
4.5
6.0
0.3
0.5
0.9
1.2
0.3
0.5
0.9
1.2
0.3
0.5
0.9
1.2
V
V
H
max
Note 2
Maximum Hysteresis Voltage
(Figure 3)
V
out
= 0.1V or V
CC
– 0.1V
|I
out
| 20µA
2.0
3.0
4.5
6.0
1.20
1.65
2.25
3.00
1.20
1.65
2.25
3.00
1.20
1.65
2.25
3.00
V
V
H
min
Note 2
Minimum Hysteresis Voltage
(Figure 3)
V
out
= 0.1V or V
CC
– 0.1V
|I
out
| 20µA
2.0
3.0
4.5
6.0
0.20
0.25
0.40
0.50
0.20
0.25
0.40
0.50
0.20
0.25
0.40
0.50
V
V
OH
Minimum High–Level Output
Voltage
V
in
V
T–
min
|I
out
| 20µA
2.0
4.5
6.0
1.9
4.4
5.9
1.9
4.4
5.9
1.9
4.4
5.9
V
V
in
V
T–
min |I
out
| 2.4mA
|I
out
| 4.0mA
|I
out
| 5.2mA
3.0
4.5
6.0
2.48
3.98
5.48
2.34
3.84
5.34
2.20
3.70
5.20
V
OL
Maximum Low–Level Output
Voltage
V
in
V
T+
max
|I
out
| 20µA
2.0
4.5
6.0
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
V
V
in
V
T+
max |I
out
| 2.4mA
|I
out
| 4.0mA
|I
out
| 5.2mA
3.0
4.5
6.0
0.26
0.26
0.26
0.33
0.33
0.33
0.40
0.40
0.40
I
in
Maximum Input Leakage
Current
V
in
= V
CC
or GND 6.0 ±0.1 ±1.0 ±1.0 µA
I
CC
Maximum Quiescent Supply
Current (per Package)
V
in
= V
CC
or GND
I
out
= 0µA
6.0 1.0 10 40 µA
1. Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 2 of the ON
Semiconductor High–Speed CMOS Data Book (DL129/D).
2. V
H
min > (V
T+
min) – (V
T–
max); V
H
max = (V
T+
max) – (V
T–
min).
123NEXT