Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

MC14071BCP

Part # MC14071BCP
Description Logic Gates 3-18V Quad 2-Input
Category IC
Availability Out of Stock
Qty 0
Qty Price
1 + $0.34258



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

MOTOROLA CMOS LOGIC DATA
13
MC14001B
CIRCUIT SCHEMATIC
NAND, AND GATES
14
*
7
3, 4, 10, 11
V
SS
V
DD
* Inverter omitted in MC14011B
14
*
7
9, 6, 10
V
SS
V
DD
* Inverter omitted in MC14023B
2, 5, 9, 12
1, 6, 8, 13
2, 4, 12
1, 3, 11
V
DD
V
DD
V
SS
V
SS
8, 5, 13
14
*
7
1, 13
V
SS
V
DD
* Inverter omitted in MC14012B
2, 10
3, 9
V
DD
V
SS
SAME AS
ABOVE
4, 12
5, 11
14
7
13
V
SS
V
DD
V
SS
V
DD
2
3
V
DD
V
SS
5
4
V
DD
11
12
9
10
V
SS
SAME AS
ABOVE
SAME AS
ABOVE
SAME AS
ABOVE
MC14011B, MC14081B
One of Four Gates Shown
MC14023B, MC14073B
One of Three Gates Shown
MC14012B, MC14082B
One of Two Gates Shown
MC14068B
Eight Input Gate
MOTOROLA CMOS LOGIC DATAMC14001B
14
TYPICAL B–SERIES GATE CHARACTERISTICS
N–CHANNEL DRAIN CURRENT
(SINK)
P–CHANNEL DRAIN CURRENT
(SOURCE)
– 40
°
C
+ 85
°
C
+ 125
°
C
Figure 2. V
GS
= 5.0 Vdc Figure 3. V
GS
= – 5.0 Vdc
1.0
3.0
5.0
4.0
2.0
0
1.0 3.0 5.04.02.00
V
DS
, DRAIN–TO–SOURCE VOLTAGE (Vdc)
– 1.0
0
0
T
A
= – 55
°
C
Figure 4. V
GS
= 10 Vdc Figure 5. V
GS
= – 10 Vdc
16
14
12
10
8.0
6.0
4.0
2.0
0
5.03.01.0 108.06.04.02.00
0
0
Figure 6. V
GS
= 15 Vdc Figure 7. V
GS
= – 15 Vdc
0
0
0
0
– 40
°
C
+ 25
°
C
+ 85
°
C
+ 125
°
C
– 1.0 – 3.0 – 5.0– 4.0– 2.0
V
DS
, DRAIN–TO–SOURCE VOLTAGE (Vdc)
T
A
= – 55
°
C
+ 25
°
C
T
A
= – 55
°
C
– 40
°
C
+ 25
°
C
+ 85
°
C
+ 125
°
C
V
DS
, DRAIN–TO–SOURCE VOLTAGE (Vdc) V
DS
, DRAIN–TO–SOURCE VOLTAGE (Vdc)
V
DS
, DRAIN–TO–SOURCE VOLTAGE (Vdc) V
DS
, DRAIN–TO–SOURCE VOLTAGE (Vdc)
T
A
= – 55
°
C
– 40
°
C
+ 25
°
C
+ 85
°
C
+ 125
°
C
18
20
9.07.0 – 5.0– 3.0– 1.0 – 10– 8.0– 6.0– 4.0– 2.0 – 9.0– 7.0
– 40
– 35
– 30
– 25
– 20
– 15
– 10
– 5.0
– 45
– 50
106.02.0 2016128.04.0 1814
T
A
= – 55
°
C
– 40
°
C
+ 25
°
C
+ 85
°
C
– 10– 6.0– 2.0 – 20– 16– 12– 8.0– 4.0 – 18– 14
– 80
– 70
– 60
– 50
– 40
– 30
– 20
– 10
– 90
– 100
40
35
30
25
20
15
10
5.0
45
50
T
A
= – 55
°
C
– 40
°
C
+ 25
°
C
+ 85
°
C
– 2.0
– 3.0
– 4.0
– 5.0
– 6.0
– 7.0
– 8.0
– 9.0
– 10
I ,
D
DRAIN CURRENT (mA)
I ,
D
DRAIN CURRENT (mA)
I ,
D
DRAIN CURRENT (mA)
I ,
D
DRAIN CURRENT (mA)
I ,
D
DRAIN CURRENT (mA)
I ,
D
DRAIN CURRENT (mA)
+ 125
°
C
+ 125
°
C
These typical curves are not guarantees, but are design aids.
Caution: The maximum rating for output current is 10 mA per pin.
MOTOROLA CMOS LOGIC DATA
15
MC14001B
TYPICAL B–SERIES GATE CHARACTERISTICS (cont’d)
VOLTAGE TRANSFER CHARACTERISTICS
Figure 8. V
DD
= 5.0 Vdc Figure 9. V
DD
= 10 Vdc
1.0
3.0
5.0
4.0
2.0
0
1.0 3.0 5.04.02.00
0
0
V
in
, INPUT VOLTAGE (Vdc)
SINGLE INPUT NAND, AND
MULTIPLE INPUT NOR, OR
SINGLE INPUT NOR, OR
MULTIPLE INPUT NAND, AND
SINGLE INPUT NAND, AND
MULTIPLE INPUT NOR, OR
SINGLE INPUT NOR, OR
MULTIPLE INPUT NAND, AND
2.0
6.0
10
8.0
4.0
2.0 6.0 108.04.0
V
in
, INPUT VOLTAGE (Vdc)
V ,
out
OUTPUT VOLTAGE (Vdc)
V ,
out
OUTPUT VOLTAGE (Vdc)
Figure 10. V
DD
= 15 Vdc
0
0
SINGLE INPUT NAND, AND
MULTIPLE INPUT NOR, OR
SINGLE INPUT NOR, OR
MULTIPLE INPUT NAND, AND
2.0
6.0
10
8.0
4.0
2.0 6.0 108.04.0
V
in
, INPUT VOLTAGE (Vdc)
12
14
16
V ,
out
OUTPUT VOLTAGE (Vdc)
DC NOISE MARGIN
The DC noise margin is defined as the input voltage range
from an ideal “1” or “0” input level which does not produce
output state change(s). The typical and guaranteed limit val-
ues of the input values V
IL
and V
IH
for the output(s) to be at a
fixed voltage V
O
are given in the Electrical Characteristics
table. V
IL
and V
IH
are presented graphically in Figure 11.
Guaranteed minimum noise margins for both the “1” and
“0” levels =
1.0 V with a 5.0 V supply
2.0 V with a 10.0 V supply
2.5 V with a 15.0 V supply
Figure 11. DC Noise Immunity
V
out
V
O
V
O
V
IL
0
V
IH
V
in
V
DD
V
DD
V
out
V
O
V
O
V
IL
0
V
IH
V
in
V
DD
V
DD
(a) Inverting Function (b) Non–Inverting Function
V
SS
= 0 VOLTS DC
PREVIOUS1234NEXT