Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

CS181022-CQZ

Part # CS181022-CQZ
Description 16X16 CHANNEL W/O DSP C-NET INTERFACE PROC. PB FREE - Tray
Category IC
Availability In Stock
Qty 15
Qty Price
1 - 3 $24.90634
4 - 6 $19.81186
7 - 9 $18.67976
10 - 12 $17.35896
13 + $15.47212
Manufacturer Available Qty
CIRRUS LOGIC
Date Code: 0710
  • Shipping Freelance Stock: 2
    Ships Immediately
CIRRUS LOGIC
Date Code: 0637
  • Shipping Freelance Stock: 7
    Ships Immediately
CIRRUS LOGIC
Date Code: 0710
  • Shipping Freelance Stock: 6
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

CobraNet Hardware User’s Manual
Mechanical Drawings and Schematics
DS651UM23 ©Copyright 2005 Cirrus Logic, Inc. 49
Version 2.3
Figure 29. CM-2 RevF Schematic Page 6 of 7
IOR#
1
IOW#
2
AEN
3
IOWAIT
4
DVDD
5
SD0
6
SD1
7
SD2
8
SD3
9
SD4
10
SD5
11
SD6
12
SD7
13
RST
14
DGND
15
TEST1
16
TEST2
17
TEST3
18
TEST4
19
DVDD
20
X2_25M
21
X1_25M
22
DGND
23
SD
24
BGGND
25
BGRES
26
AVDD
27
AVDD
28
RXI+
29
RXI-
30
AGND
31
AGND
32
TXO+
33
TXO-
34
AVDD
35
DVDD
36
LINK_I
37
RXD0
38
RXD1
39
RXD2
40
RXD3
41
DGND
42
CRS
43
COL
44
RX_DV
45
RX_ER
46
RX_CLK
47
TEST5
48
TX_CLK
49
TXD0
50
TXD1
51
TXD2
52
TXD3
53
TX_EN
54
DVDD
55
MDIO
56
MDC
57
DGND
58
CLK20MO
59
SPEED#
60
DUP#
61
LINKACT#
62
DGND
63
EEDI
64
EEDO
65
EECK
66
EECS
67
GPIO0
68
GPIO1
69
GPIO2
70
GPIO3
71
DVDD
72
DVDD
73
NC
74
NC
75
DGND
76
NC
77
LINK_O
78
WAKEUP
79
PW_RST#
80
DGND
81
SD15
82
SD14
83
SD13
84
SD12
85
SD11
86
SD10
87
SD9
88
SD8
89
DVDD
90
IO16
91
CMD
92
SA4
93
SA5
94
SA6
95
SA7
96
SA8
97
SA9
98
DGND
99
INT
100
U8
DM9000
R23
49.9 Ohm, 1%
R24
49.9 Ohm, 1%
R21
R22
49.9 Ohm, 1%
R26
6.8K Ohm, 1%
C30
0.1 uF
C31
0.1 uF
C32
0.1 uF
C29
0.1 uF
Keep res close to chip pins.
GND
VCC_PHY2 GND
R34
75 Ohm, 1%
R33
R35
R36
R37
R38
75 Ohm, 1%
FB8
FB9
FB10
FB11
FBEAD, 68 Ohm @ 100 MHz
C49
0.01 uF, 2KV
Note: See Text Warning
Warning: Failure to properly install and
configure the aux. Ethernet signals can result in
very bad things (i.e., fire, smoke, bad hair days).
If power is supplied via the RJ-45 connector then
only the ferrite beads are installed (not the
resistors). If power is not supplied via the RJ-45
then the resistors are installed and the beads are
not.
VCC_PHY2VCC_+3.3
VCC_+3.3
VCC_+3.3
DATA0
DATA1
DATA2
DATA3
DATA4
DATA5
DATA6
DATA7
DATA8
DATA9
DATA10
DATA11
DATA12
DATA13
DATA14
DATA15
ADDR[0..19]
DATA[0..15]
ADDR[0..19]
DATA[0..15]
HRESET_BUF#
VCC_+3.3
GND
WE#
MAC_CS#
IOWAIT
HRESET_BUF#
WE#
IOWAIT
MAC_IRQ1
MAC_IRQ1
The secondary Ethernet MAC and connector are optional.
If it is not required then all parts on this page can be depopulated
(or removed entirely from a new design based on this circuit).
ADDR0
ADDR2
ADDR3
ADDR1
ADDR4
VCC_+3.3 VCC_PHY2
C47
0.01 uF
FB7
FBEAD, 68 Ohm @ 100 MHz
C8
10 uF, X5R, 6.3 Volts
C9
10 uF, X5R, 6.3 Volts
VCC_+3.3 VCC_PHY2
1
2
3
45
6
7
8
CN11
0.1 uF, 4x Array
1
2
3
45
6
7
8
CN9
0.1 uF, 4x Array
VCC_+3.3
1
2
3
45
6
7
8
CN10
0.1 uF, 4x Array
GND
12
3
4
5
6
7
8
9
10
RN8
3.3K Ohm, 8x Array
GND
CLK_25
CLK_25
VCC_PHY2OE#
MAC_CS#
OE#
MAC_CS#
12
13
11
U10D
74LVC32
R52
3.3K Ohm
VCC_+3.3
1
2
3
4
5
6
7
8
S1
S2
L1
L2
L3
L4
J6
RJ45
1
2
3
4
5
6 19
20
21
22
23
24
TXD+
TXD-
TXD+
TXD-
RXD+
RXD+
RXD- RXD-
T1A
H2006A
GND
SHIELD
SHIELD
SHIELD
LED_BUF[0..7]
LED_BUF[0..7]
AUX_POWER0
AUX_POWER1
AUX_POWER2
AUX_POWER3
AUX_POWER[0..3]
AUX_POWER[0..3]
LED_BUF4
LED_BUF5
LED_BUF6
LED_BUF7
50 ©Copyright 2005 Cirrus Logic, Inc. DS651UM23
Version 2.3
CobraNet Hardware User’s Manual
Mechanical Drawings and Schematics
Figure 30. CM-2 RevF Schematic Page 7 of 7
HRESET#
GND
HEN#
GND
HRW
GND
HREQ#
GND
HACK#
GND
HDS#
GND
SSI_CLK
SSI_DOUT0
GND
SSI_DOUT1
GND
SSI_DOUT2
GND
SSI_DOUT3
GND
SSI_DIN0
GND
SSI_DIN1
GND
SSI_DIN2
GND
SSI_DIN3
GND
FS1
GND
MCLK_OUT
GND
MCLK_IN
GND
REFCLK_IN
UART_RXD
GND
UART_TXD
VCC_+3.3
UART_TX_OE
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
HDATA0
VCC_+3.3
HDATA1
VCC_+3.3
HDATA2
VCC_+3.3
HDATA3
HDATA4
VCC_+3.3
HDATA5
VCC_+3.3
HDATA6
VCC_+3.3
HDATA7
HRESET#
HADDR0
HEN#
HADDR1
HRW
HADDR2
HREQ#
HRESET#
HACK#
HACK#
HDS#
HDATA[0..7]
SSI_CLK
HADDR[0..3]
SSI_DOUT0
SSI_DOUT1
SSI_DOUT2
SSI_DOUT3
SSI_DIN0
SSI_DIN1
SSI_DIN2
SSI_DIN3
FS1
MCLK_OUT
MCLK_IN
REFCLK_IN
UART_RXD UART_TXD
UART_TX_OE
HADDR3
MUTE#
VCC_+5
VCC_+5
HRW
HDS#
HEN#
HREQ#
HDATA[0..7]
HADDR[0..3]
SSI_DOUT[0..3]
SSI_DIN[0..3]
HDATA0
SSI_DOUT[0..3]
HDATA1
SSI_DIN[0..3]
HDATA2
SSI_CLK
HDATA3
MCLK_OUT
HDATA4
FS1
HDATA5
UART_TXD
HDATA6
UART_RXD
HDATA7
MCLK_IN
HADDR0
REFCLK_IN
HADDR1
UART_TX_OE
HADDR2
VCC_+3.3
C33
0.1 uF
C34
0.1 uF
C35
0.1 uF
C36
0.1 uF
C37
0.1 uF
C38
0.1 uF
VCC_+5
C39
0.1 uF
AC Signal Return Path Caps
VCC_+3.3
Power Decoupling Caps
AUX_POWER0 AUX_POWER1
AUX_POWER2 AUX_POWER3
AUX_POWER0
AUX_POWER1
AUX_POWER2
AUX_POWER3
AUX_POWER[0..3]
AUX_POWER[0..3]
WATCHDOG
WATCHDOG
WATCHDOG
MUTE#
MUTE#
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
J3
CNM_CONN40
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
J1
CNM_CONN40
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
J4
CNM_CONN40
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
J2
CNM_CONN40
Note: Similar AC signal return path caps must be included on the motherboard near the connector.
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
VCC_+3.3
HRESET#
HEN#
HRW
HREQ#
HACK#
HDS#
SSI_CLK
SSI_DOUT0
SSI_DOUT1
SSI_DOUT2
SSI_DOUT3
SSI_DIN0
SSI_DIN1
SSI_DIN2
SSI_DIN3
FS1
MCLK_OUT
MCLK_IN
REFCLK_IN
UART_RXD UART_TXD
UART_TX_OE
HADDR3
MUTE#
VCC_+5
VCC_+5
HDATA0
HDATA1
HDATA2
HDATA3
HDATA4
HDATA5
HDATA6
HDATA7
HADDR0
HADDR1
HADDR2
AUX_POWER0 AUX_POWER1
AUX_POWER2 AUX_POWER3
WATCHDOG
1
M3
MOUNTING
1
M4
MOUNTING
1
M2
MOUNTING
1
M1
MOUNTING
R40
0 Ohm
R39
0 Ohm
These two mounting holes are located at the
"back" of the CM-2, near the main interface
connectors.
These two mounting holes are located near
the front panel of the CM-2.
C10
10 uF, X5R, 6.3 Volts
C11
10 uF, X5R, 6.3 Volts
C12
10 uF, X5R, 6.3 Volts
C13
10 uF, X5R, 6.3 Volts
C14
10 uF, X5R, 6.3 Volts
RSVD3 RSVD3
RSVD1
RSVD2
RSVD4
RSVD1
RSVD2
RSVD4
HADDR3
HADDR0
HADDR1
HADDR2
HDATA0
HDATA1
HDATA2
HDATA3
HDATA4
HDATA5
HDATA6
HDATA7
HEN#
HDS#
HACK#
HREQ#
UART_TX_OE
UART_TXD
UART_RXD
REFCLK_IN
GND
SSI_DOUT3
RSVD2
RSVD4
RSVD5
SSI_DIN0
SSI_DIN1
SSI_DIN2
SSI_DIN3
RSVD3
FS1
SSI_CLK
Note: Pull-ups/downs on SSI_DOUT[0..4] are located on the DSP schematic page.
MCLK_IN
These pullups/downs are used to assure a valid logic level if a signal is
tri-stated or not connected. In some situations, these may not be required.
C50
0.01 uF, 2KV
SHIELD
Place near the Ethernet connectors.
12
3
4
5
6
7
8
9
10
RN3
10K Ohm, 8x Array
12
3
4
5
6
7
8
9
10
RN4
10K Ohm, 8x Array
12
3
4
5
6
7
8
9
10
RN5
10K Ohm, 8x Array
12
3
4
5
6
7
8
9
10
RN6
10K Ohm, 8x Array
GND
GND
GND
GND
GND
VCC_+3.3
VCC_+3.3
HADDR3
RSVD[1..5]
RSVD[1..5]
RSVD1
RSVD2
RSVD3
RSVD4
RSVD5
CobraNet Hardware User’s Manual
Mechanical Drawings and Schematics
DS651UM23 ©Copyright 2005 Cirrus Logic, Inc. 51
Version 2.3
9.3 CS1810xx/CS4961xx Package
DIM
MILLIMETERS INCHES
MIN NOM MAX MIN NOM MAX
A --- --- 1.60 --- --- .063”
A1 0.05 --- 0.15 .002” --- .006”
b 0.17 0.22 0.27 .007” .009” .011”
D 22.00 BSC .866”
D1 20.00 BSC .787”
E 22.00 BSC .866”
E1 20.00 BSC .787”
e 0.50 BSC .020”
θ
--- ---
L 0.45 0.60 0.75 .018” .024” .030”
L1 1.00 REF .039” REF
TOLERANCES OF FORM AND POSITION
ddd 0.08 .003”
D1
D
e
L
θ
b
A1
A
Figure 31. 144-Pin LQFP Package Drawing
L1
Notes:
1. Controlling dimension is millimeter.
2. Dimensioning and tolerancing per ASME
Y14.5M-1994.
E1
E
M
B
SEATING PLANE
ddd
B
PREVIOUS101112131415161718NEXT