Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

CD54HC139F3A

Part # CD54HC139F3A
Description DUAL 2-LINE TO 4-LNE DECODER/DEMUX - Rail/Tube
Category IC
Availability In Stock
Qty 73
Qty Price
1 - 15 $14.50541
16 - 30 $11.53840
31 - 45 $10.87906
46 - 61 $10.10983
62 + $9.01094
Manufacturer Available Qty
Motorola Corp
Date Code: 9025
  • Shipping Freelance Stock: 1
    Ships Immediately
RCA
Date Code: 8804
  • Shipping Freelance Stock: 1
    Ships Immediately
RCA
Date Code: 8740
  • Shipping Freelance Stock: 8
    Ships Immediately
RCA
Date Code: 8804
  • Shipping Freelance Stock: 63
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

1
Data sheet acquired from Harris Semiconductor
SCHS148D
Features
Multifunction Capability
- Binary to 1 of 4 Decoders or 1 to 4 Line
Demultiplexer
Active Low Mutually Exclusive Outputs
Fanout (Over Temperature Range)
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
Wide Operating Temperature Range . . . -55
o
C to 125
o
C
Balanced Propagation Delay and Transition Times
Significant Power Reduction Compared to LSTTL
Logic ICs
HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30%of V
CC
at
V
CC
= 5V
HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
1µA at V
OL
, V
OH
Memory Decoding, Data Routing, Code Conversion
Pinout
CD54HC139, CD54HCT139
(CERDIP)
CD74HC139, CD74HCT139
(PDIP, SOIC)
TOP VIEW
Description
The ’HC139 and ’HCT139 devices contain two independent
binary to one of four decoders each with a single active low
enable input (
1E or 2E). Data on the select inputs (1A0 and
1A1 or 2A0 and 2A1) cause one of the four normally high
outputs to go low.
If the enable input is high all four outputs remain high. For
demultiplexer operation the enable input is the data input.
The enable input also functions as a chip select when these
devices are cascaded. This device is functionally the same
as the CD4556B and is pin compatible with it.
The outputs of these devices can drive 10 low power
Schottky TTL equivalent loads. The HCT logic family is
functionally as well as pin equivalent to the LS logic family.
14
15
16
9
13
12
11
10
1
2
3
4
5
7
6
8
1E
1A0
1A1
1Y0
1Y1
1Y2
GND
1Y3
V
CC
2A0
2A1
2Y0
2Y1
2Y2
2Y3
2E
Ordering Information
PART NUMBER
TEMP. RANGE
(
o
C) PACKAGE
CD54HC139F3A -55 to 125 16 Ld CERDIP
CD54HCT139F3A -55 to 125 16 Ld CERDIP
CD74HC139E -55 to 125 16 Ld PDIP
CD74HC139M -55 to 125 16 Ld SOIC
CD74HC139MT -55 to 125 16 Ld SOIC
CD74HC139M96 -55 to 125 16 Ld SOIC
CD74HCT139E -55 to 125 16 Ld PDIP
CD74HCT139M -55 to 125 16 Ld SOIC
CD74HCT139MT -55 to 125 16 Ld SOIC
CD74HCT139M96 -55 to 125 16 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel of
250.
September 1997 - Revised October 2003
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
© 2003, Texas Instruments Incorporated
CD54HC139, CD74HC139,
CD54HCT139, CD74HCT139
High-Speed CMOS Logic
Dual 2- to 4-Line Decoder/Demultiplexer
[
/Title
(
CD74
H
C139
,
C
D74
H
CT13
9
)
/
Sub-
j
ect
(
High
S
peed
C
MOS
L
ogic
D
ual
2
-to-4
L
ine
D
ecod
2
Functional Diagram
Logic Diagram
TRUTH TABLE
INPUTS ENABLE SELECT OUTPUTS
EA1A0Y3 Y2 Y1 Y0
0001110
0011101
0101011
0110111
1XX1111
X = Don’t Care, Logic 1 = High, Logic 0 = Low
A0
2 (14)
3 (13)
4 (12)
Y3
Y0
A1
1 (15)
E
5 (11)
6 (10)
7 (9)
Y1
Y2
4 (12)
5 (11)
Y0
Y1
6 (10)
Y2
7 (9)
Y3
2 (14)
A0
3 (13)
A1
1 (15)
E
CD54HC139, CD74HC139, CD54HCT139, CD74HCT139
3
Absolute Maximum Ratings Thermal Information
DC Supply Voltage, V
CC
. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, I
IK
For V
I
< -0.5V or V
I
> V
CC
+ 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Diode Current, I
OK
For V
O
< -0.5V or V
O
> V
CC
+ 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Source or Sink Current per Output Pin, I
O
For V
O
> -0.5V or V
O
< V
CC
+ 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
DC V
CC
or Ground Current, I
CC or
I
GND
. . . . . . . . . . . . . . . . . .±50mA
Operating Conditions
Temperature Range (T
A
) . . . . . . . . . . . . . . . . . . . . . -55
o
C to 125
o
C
Supply Voltage Range, V
CC
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, V
I
, V
O
. . . . . . . . . . . . . . . . . 0V to V
CC
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
Thermal Resistance (Typical, Note 1) θ
JA
(
o
C/W)
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . 67
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . 73
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150
o
C
Maximum Storage Temperature Range . . . . . . . . . .-65
o
C to 150
o
C
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300
o
C
(SOIC - Lead Tips Only)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. The package thermal impedance is calculated in accordance with JESD 51-7.
DC Electrical Specifications
PARAMETER SYMBOL
TEST
CONDITIONS
V
CC
(V)
25
o
C -40
o
C TO 85
o
C -55
o
C TO 125
o
C
UNITSV
I
(V) I
O
(mA) MIN TYP MAX MIN MAX MIN MAX
HC TYPES
High Level Input
Voltage
V
IH
- - 2 1.5 - - 1.5 - 1.5 - V
4.5 3.15 - - 3.15 - 3.15 - V
6 4.2 - - 4.2 - 4.2 - V
Low Level Input
Voltage
V
IL
- - 2 - - 0.5 - 0.5 - 0.5 V
4.5 - - 1.35 - 1.35 - 1.35 V
6 - - 1.8 - 1.8 - 1.8 V
High Level Output
Voltage
CMOS Loads
V
OH
V
IH
or V
IL
-0.02 2 1.9 - - 1.9 - 1.9 - V
-0.02 4.5 4.4 - - 4.4 - 4.4 - V
-0.02 6 5.9 - - 5.9 - 5.9 - V
High Level Output
Voltage
TTL Loads
- - ---- - - - V
-4 4.5 3.98 - - 3.84 - 3.7 - V
-5.2 6 5.48 - - 5.34 - 5.2 - V
Low Level Output
Voltage
CMOS Loads
V
OL
V
IH
or V
IL
0.02 2 - - 0.1 - 0.1 - 0.1 V
0.02 4.5 - - 0.1 - 0.1 - 0.1 V
0.02 6 - - 0.1 - 0.1 - 0.1 V
Low Level Output
Voltage
TTL Loads
- - ---- - - - V
4 4.5 - - 0.26 - 0.33 - 0.4 V
5.2 6 - - 0.26 - 0.33 - 0.4 V
Input Leakage
Current
I
I
V
CC
or
GND
-6--±0.1 - ±1-±1 µA
Quiescent Device
Current
I
CC
V
CC
or
GND
0 6 - - 8 - 80 - 160 µA
CD54HC139, CD74HC139, CD54HCT139, CD74HCT139
1234NEXT