Texas Instruments ABT240A

Cross Number:

Item Description:

Qty Price
1 + $1.00000



Other Cross Reference

Manufacturer Date Code Qty Available Qty
Texas Instruments
  • Freelance Stock: 1
    Ships Immediately





Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

SN54ABT240, SN74ABT240A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCBS098I – JANUARY 1991 – REVISED JUNE 2002
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Typical V
OLP
(Output Ground Bounce)
<1 V at V
CC
= 5 V, T
A
= 25°C
High-Drive Outputs (–32-mA I
OH
, 64-mA I
OL
)
I
off
Supports Partial-Power-Down Mode
Operation
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD-17
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
description
These octal buffers and line drivers are designed
specifically to improve both the performance and
density of 3-state memory address drivers, clock
drivers, and bus-oriented receivers and
transmitters. Together with the SN54ABT241,
SN74ABT241A, SN54ABT244, and
SN74ABT244A, these devices provide the choice
of selected combinations of inverting and
noninverting outputs, symmetrical active-low
output-enable (OE
) inputs, and complementary
OE and OE
inputs.
The SN54ABT240 and SN74ABT240A are
organized as two 4-bit buffers/line drivers with
separate OE
inputs. When OE is low, the devices
pass inverted data from the A inputs to the Y
outputs. When OE
is high, the outputs are in the
high-impedance state.
ORDERING INFORMATION
T
A
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
PDIP – N Tube SN74ABT240AN SN74ABT240AN
SOIC DW
Tube SN74ABT240ADW
ABT240A
40
°
Cto85
°
C
SOIC
DW
Tape and reel SN74ABT240ADWR
ABT240A
40°C
to
85°C
SOP – NS Tape and reel SN74ABT240ANSR ABT240A
SSOP – DB Tape and reel SN74ABT240ADBR AB240A
TSSOP – PW Tape and reel SN74ABT240APWR AB240A
CDIP – J Tube SNJ54ABT240J SNJ54ABT240J
–55°C to 125°C
CFP – W Tube SNJ54ABT240W SNJ54ABT240W
LCCC – FK Tube SNJ54ABT240FK SNJ54ABT240FK
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Copyright 2002, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
1OE
1A1
2Y4
1A2
2Y3
1A3
2Y2
1A4
2Y1
GND
V
CC
2OE
1Y1
2A4
1Y2
2A3
1Y3
2A2
1Y4
2A1
SN54ABT240 ...J OR W PACKAGE
SN74ABT240A . . . DB, DW, N, NS, OR PW PACKAGE
(TOP VIEW)
3212019
910111213
4
5
6
7
8
18
17
16
15
14
1Y1
2A4
1Y2
2A3
1Y3
1A2
2Y3
1A3
2Y2
1A4
SN54ABT240 . . . FK PACKAGE
(TOP VIEW)
2Y4
1A1
1OE
1Y4
2A2 2OE
2Y1
GND
2A1
V
CC
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
SN54ABT240, SN74ABT240A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCBS098I JANUARY 1991 REVISED JUNE 2002
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
description (continued)
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, OE
should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
FUNCTION TABLE
(each buffer)
INPUTS
OUTPUT
OE A
Y
L H L
L LH
H X Z
logic diagram (positive logic)
1
218
1Y1
1OE
1A1
416
1Y2
1A2
614
1Y3
1A3
812
1Y4
1A4
19
11 9
2Y1
2OE
2A1
13 7
2Y2
2A2
15 5
2Y3
2A3
17 3
2Y4
2A4
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
CC
0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
(see Note 1) 0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high-impedance or power-off state, V
O
0.5 V to 5.5 V. . . . . . . . .
Current into any output in the low state, I
O
: SN54ABT240 96 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SN74ABT240A 128 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
IK
(V
I
< 0) 18 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, I
OK
(V
O
< 0) 50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θ
JA
(see Note 2): DB package 70°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
DW package 58°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
N package 69°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NS package 60°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package 83°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
stg
65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
SN54ABT240, SN74ABT240A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCBS098I JANUARY 1991 REVISED JUNE 2002
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
recommended operating conditions (see Note 3)
SN54ABT240 SN74ABT240A
UNIT
MIN MAX MIN MAX
UNIT
V
CC
Supply voltage 4.5 5.5 4.5 5.5 V
V
IH
High-level input voltage 2 2 V
V
IL
Low-level input voltage 0.8 0.8 V
V
I
Input voltage 0 V
CC
0 V
CC
V
I
OH
High-level output current 24 32 mA
I
OL
Low-level output current 48 64 mA
t/v Input transition rise or fall rate Outputs enabled 5 5 ns/V
T
A
Operating free-air temperature 55 125 40 85 °C
NOTE 3: All unused inputs of the device must be held at V
CC
or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
T
A
= 25°C SN54ABT240 SN74ABT240A
UNIT
PARAMETER
TEST
CONDITIONS
MIN TYP
MAX MIN MAX MIN MAX
UNIT
V
IK
V
CC
= 4.5 V, I
I
= 18 mA 1.2 1.2 1.2 V
V
CC
= 4.5 V, I
OH
= 3 mA 2.5 2.5 2.5
V
OH
V
CC
= 5 V, I
OH
= 3 mA 3 3 3
V
V
OH
V
CC
=45V
I
OH
= 24 mA 2 2
V
V
CC
=
4
.
5
V
I
OH
= 32 mA 2* 2
V
OL
V
CC
=45V
I
OL
= 48 mA 0.55 0.55
V
V
OL
V
CC
=
4
.
5
V
I
OL
= 64 mA 0.55* 0.55
V
V
hys
100 mV
I
I
V
CC
= 5.5 V, V
I
= V
CC
or GND ±1 ±1 ±1 µA
I
OZH
V
CC
= 5.5 V, V
O
= 2.7 V 10 10 10 µA
I
OZL
V
CC
= 5.5 V, V
O
= 0.5 V 10 10 10 µA
I
off
V
CC
= 0, V
I
or V
O
4.5 V ±100 ±100 µA
I
CEX
V
CC
= 5.5 V, V
O
= 5.5 V Outputs high 50 50 50 µA
I
O
V
CC
= 5.5 V, V
O
= 2.5 V 50 100 180 50 180 50 180 mA
V55VI0
Outputs high 1 250 250 250 µA
I
CC
V
CC
= 5.5 V, I
O
= 0,
V
I
=V
CC
or GND
Outputs low 24 30 30 30 mA
V
I
=
V
CC
or
GND
Outputs disabled 0.5 250 250 250 µA
Data
V
CC
= 5.5 V,
One input at 3.4 V,
Outputs enabled 1.5 1.5 1.5
I
CC
inputs
,
Other inputs at
V
CC
or GND
Outputs disabled 0.05 0.05 0.05
mA
Control
inputs
V
CC
= 5.5 V, One input at 3.4 V,
Other inputs at V
CC
or GND
1.5 1.5 1.5
C
i
V
I
= 2.5 V or 0.5 V 4 pF
C
o
V
O
= 2.5 V or 0.5 V 7.5 pF
* On products compliant to MIL-PRF-38535, this parameter does not apply.
All typical values are at V
CC
= 5 V.
Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
§
This is the increase in supply current for each input that is at the specified TTL voltage level rather than V
CC
or GND.
123456NEXT

Freelance Electronics
13197 Sandoval Street
Santa Fe Springs, CA 90670

Hours of Operation
Monday-Friday 7:30am-4:30pm PST
(Deadline for next day shipment 2:00pm PST)

Trustworthy Standards Serving the Electronic Components
Industry since 1986

Government Cage code#-1V4R6
Duns Number# 788130532
Certified Small Disadvantaged Business