M54HC164
M74HC164
October 1992
8 BIT SIPO SHIFT REGISTER
B1R
(Plastic Package)
ORDER CODES :
M54HC164F1R M74HC164M1R
M74HC164B1R M74HC164C1R
F1R
(CeramicPackage)
M1R
(Micro Package)
C1R
(Chip Carrier)
PIN CONNECTIONS (top view)
NC =
No Internal
Connection
.HIGH SPEED
t
PD
= 15 ns (TYP.) AT V
CC
=5V
.LOW POWER DISSIPATION
I
CC
=4µA (MAX.) AT T
A
=25°C
.OUTPUT DRIVE CAPABILITY
10 LSTTL LOADS
.BALANCEDPROPAGATION DELAYS
t
PLH
=t
PHL
.SYMMETRICAL OUTPUT IMPEDANCE
I
OL
= I
OH
= 4 mA (MIN.)
.HIGH NOISE IMMUNITY
V
NIH
=V
NIL
=28%V
CC
(MIN.)
.WIDE OPERATING VOLTAGE RANGE
V
CC
(OPR) = 2 V TO 6 V
.PIN AND FUNCTION COMPATIBLE
WITH 54/74LS164
DESCRIPTION
The M54/74HC164 is a high speed CMOS 8 BIT
SIPO SHIFT REGISTER fabricated in silicon gate
C
2
MOS technology. It has the same highspeedper-
formance of LSTTL combined with true CMOS low
power consumption.
The HC164 is an 8 bit shift register with serial data
entry and an output from each of the eight stages.
Data is entered serially through one of two inputs (A
or B), either of these inputs can beused asan active
high enable for data entry through the other input.
An unused input must be high, or both inputs con-
nected together. Each low-to-high transition on the
clock input shifts data one place to the right and
entersintoQA, thelogic NAND ofthetwodatainputs
(A ⋅ B), the data that existed before the rising clock
edge. A low level on the clear input overrides all
other inputs and clearsthe register asynchronously,
forcing all Q outputs low.
All inputs are equipped with protection circuits
against static discharge and transient excess volt-
age.
1/12
