TPS75201-EP, TPS75215-EP, TPS75218-EP, TPS75225-EP, TPS75233-EP WITH RESET
TPS75401-EP, ’75415-EP, ’75418-EP, ’75425-EP, ’75433-EP WITH POWER GOOD
FAST-TRANSIENT-RESPONSE 2-A LOW-DROPOUT VOLTAGE REGULATORS
SGLS165 – APRIL 2003
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
D Controlled Baseline
– One Assembly/Test Site, One Fabrication
Site
D Enhanced Diminishing Manufacturing
Sources (DMS) Support
D Enhanced Product-Change Notification
D Qualification Pedigree
†
D 2-A Low-Dropout Voltage Regulator
D Available in 1.5-V, 1.8-V, 2.5-V, 3.3-V Fixed
Output and Adjustable Versions
D Open Drain Power-On Reset With 100-ms
Delay (TPS752xx)
D Open Drain Power-Good (PG) Status
Output (TPS754xx)
D Dropout Voltage Typically 210 mV at 2 A
(TPS75233)
†
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over the specified
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
D Ultralow 75-µA Typical Quiescent Current
D Fast Transient Response
D 2% Tolerance Over Specified Conditions
for Fixed-Output Versions
D 20-Pin TSSOP (PWP) PowerPAD Package
D Thermal Shutdown Protection
description
The TPS752xx and TPS754xx are low dropout regulators with integrated power-on reset and power good (PG)
functions respectively. These devices are capable of supplying 2 A of output current with a dropout of 210 mV
(TPS75233, TPS75433). Quiescent current is 75 µA at full load and drops down to 1 µA when the device is disabled.
TPS752xx and TPS754xx are designed to have fast transient response for larger load current changes.
Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 210 mV at an
output current of 2 A for the TPS75x33) and is directly proportional to the output current. Additionally, since the
PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading
(typically 75 µA over the full range of output current, 1 mA to 2 A). These two key specifications yield a significant
improvement in operating life for battery-powered systems.
The device is enabled when the EN
pin is connected to a low-level input voltage. This LDO family also features a
sleep mode; applying a TTL high signal to EN
(enable) shuts down the regulator, reducing the quiescent current
to 1 µA at T
J
= 25°C.
The RESET
(SVS, POR, or power on reset) output of the TPS752xx initiates a reset in microcomputer and
microprocessor systems in the event of an undervoltage condition. An internal comparator in the TPS752xx
monitors the output voltage of the regulator to detect an undervoltage condition on the regulated output voltage.
When the output reaches 95% of its regulated voltage, RESET
goes to a high-impedance state after a 100-ms delay.
RESET
goes to a logic-low state when the regulated output voltage is pulled below 95% (i.e., over load condition)
of its regulated voltage.
Copyright 2003, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
PowerPAD is a trademark of Texas Instruments.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
PWP PACKAGE
(TOP VIEW)
GND/HEATSINK
NC
IN
IN
EN
RESETor PG
‡
FB/SENSE
OUTPUT
OUTPUT
GND/HEATSINK
GND/HEATSINK
NC
NC
GND
NC
NC
NC
NC
NC
GND/HEATSINK
NC – No internal connection
‡
PG is on the TPS754xx and RESET
is on the TPS752xx
