Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

74VHC02MTCX

Part # 74VHC02MTCX
Description NOR Gate 4-Element 2-IN CMOS14-Pin TSSOP T/R
Category IC
Availability Out of Stock
Qty 0
Qty Price
1 + $0.49090



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

© 2005 Fairchild Semiconductor Corporation DS011515 www.fairchildsemi.com
November 1992
Revised February 2005
74VHC02 Quad 2-Input NOR Gate
74VHC02
Quad 2-Input NOR Gate
General Description
The VHC02 is an advanced high-speed CMOS 2-Input
NOR Gate fabricated with silicon gate CMOS technology. It
achieves the high-speed operation similar to equivalent
Bipolar Schottky TTL while maintaining the CMOS low
power dissipation. The internal circuit is composed of 3
stages, including buffer output, which provide high noise
immunity and stable output. An input protection circuit
insures that 0V to 7V can be applied to the input pins with-
out regard to the supply voltage. This device can be used
to interface 5V to 3V systems and two supply systems such
as battery backup. This circuit prevents device destruction
due to mismatched supply and input voltages.
Features
High Speed: t
PD
3.6 ns (typ) at V
CC
5V
Low power dissipation: I
CC
2 A (max) at T
A
25 C
High noise immunity: V
NIH
V
NIL
28% V
CC
(min)
Power down protection is provided on all inputs
Low noise: V
OLP
0.8V (max)
Pin and function compatible with 74HC02
Ordering Code:
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Pb-Free package per JEDEC J-STD-020B.
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.
Logic Symbol
IEEE/IEC
Pin Descriptions
Connection Diagram
Truth Table
Order Number
Package
Package Description
Number
74VHC02M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC02MX_NL
(Note 1)
M14A Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHC02SJ M14D Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC02MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC02MTCX_NL
(Note 1)
MTC14 Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
74VHC02N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Pin Names Description
A
n
, B
n
Inputs
O
n
Outputs
ABO
LLH
LHL
HLL
HHL
www.fairchildsemi.com 2
74VHC02
Absolute Maximum Ratings(Note 2) Recommended Operating
Conditions
(Note 3)
Note 2: Absolute Maximum Ratings are values beyond which the device
may be damaged or have its useful life impaired. The databook specifica-
tions should be met, without exception, to ensure that the system design is
reliable over its power supply, temperature, and output/input loading vari-
ables. Fairchild does not recommend operation outside databook specifica-
tions.
Note 3: Unused inputs must be held HIGH or LOW. They may not float.
DC Electrical Characteristics
Noise Characteristics
Note 4: Parameter guaranteed by design.
Supply Voltage (V
CC
) 0.5V to 7.0V
DC Input Voltage (V
IN
) 0.5V to 7.0V
DC Output Voltage (V
OUT
) 0.5V to V
CC
0.5V
Input Diode Current (I
IK
) 20 mA
Output Diode Current (I
OK
) 20 mA
DC Output Current (I
OUT
) 25 mA
DC V
CC
/GND Current (I
CC
) 50 mA
Storage Temperature (T
STG
) 65 C to 150 C
Lead Temperature (T
L
)
(Soldering, 10 seconds) 260
C
Supply Voltage (V
CC
) 2.0V to 5.5V
Input Voltage (V
IN
)0V to 5.5V
Output Voltage (V
OUT
) 0V to V
CC
Operating Temperature (T
OPR
) 40 C to 85 C
Input Rise and Fall Time (t
r
, t
f
)
V
CC
3.3V 0.3V 0 100 ns/V
V
CC
5.0V 0.5V 0 20 ns/V
Symbol Parameter
V
CC
(V)
T
A
25 CT
A
40 C to 85 C
Units Conditions
Min Typ Max Min Max
V
IH
HIGH Level 2.0 1.50 1.50
V
Input Voltage 3.0 5.5 0.7 V
CC
0.7 V
CC
V
IL
LOW Level 2.0 0.50 0.50
V
Input Voltage 3.0 5.5 0.3 V
CC
0.3 V
CC
V
OH
HIGH Level 2.0 1.9 2.0 1.9 V
IN
V
IH
I
OH
50 A
Output Voltage 3.0 2.9 3.0 2.9 V or V
IL
4.5 4.4 4.5 4.4
3.0 2.58 2.48
V
I
OH
4 mA
4.5 3.94 3.80 I
OH
8 mA
V
OL
LOW Level 2.0 0.0 0.1 0.1 V
IN
V
IH
I
OL
50 A
Output Voltage 3.0 0.0 0.1 0.1 V or V
IL
4.5 0.0 0.1 0.1
3.0 0.36 0.44
V
I
OL
4 mA
4.5 0.36 0.44 I
OL
8 mA
I
IN
Input Leakage Current 0 5.5 0.1 1.0 AV
IN
5.5V or GND
I
CC
Quiescent Supply Current 5.5 2.0 20.0 AV
IN
V
CC
or GND
Symbol Parameter
V
CC
(V)
T
A
25 C
Units Conditions
Typ Limits
V
OLP
Quiet Output Maximum 5.0 0.3 0.8 V C
L
50 pF
(Note 4) Dynamic V
OL
V
OLV
Quiet Output Minimum 5.0 0.3 0.8 V C
L
50 pF
(Note 4) Dynamic V
OL
V
IHD
Minimum HIGH Level 5.0 3.5 V C
L
50 pF
(Note 4) Dynamic Input Voltage
V
ILD
Maximum LOW Level 5.0 1.5 V C
L
50 pF
(Note 4) Dynamic Input Voltage
3 www.fairchildsemi.com
74VHC02
AC Electrical Characteristics
Note 5: C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average
operating current can be obtained by the equation: I
CC
(opr.) C
PD
* V
CC
* f
IN
I
CC
/4 (per gate).
Symbol Parameter
V
CC
T
A
25 CT
A
40 C to 85 C
Units Conditions
(V) Min Typ Max Min Max
t
PHL
Propagation Delay 3.3 0.3 5.6 7.9 1.0 9.5
ns
C
L
15 pF
t
PLH
8.1 11.4 1.0 13.0 C
L
50 pF
5.0 0.5 3.6 5.5 1.0 6.5
ns
C
L
15 pF
5.1 7.5 1.0 8.5 C
L
50 pF
C
IN
Input Capacitance 4 10 10 pF V
CC
Open
C
PD
Power Dissipation 15 pF (Note 5)
Capacitance
123NEXT