Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

74FCT573ATP

Part # 74FCT573ATP
Description
Category IC
Availability In Stock
Qty 8
Qty Price
1 - 1 $5.69779
2 - 3 $4.53234
4 - 5 $4.27334
6 - 6 $3.97119
7 + $3.53954
Manufacturer Available Qty
Integrated Device Technology
Date Code: 9002
  • Shipping Freelance Stock: 8
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES AUGUST 1995
1995 Integrated Device Technology, Inc. 6.12 DSC-4216/6
1
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
D0
D
O
G
O
0
D1
D
O
G
O
1
D2
D
O
G
O
2
D3
D
O
G
O
3
D4
D
O
G
O
4
D5
D
O
G
O
5
D6
D
O
G
O
6
D7
D
O
G
O
7
LE
OE
FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT373T/2373T AND IDT54/74FCT573T/2573T
D0
D
O
G
O
0
D1
D
O
G
O
1
D2
D
O
G
O
2
D3
D
O
G
O
3
D4
D
O
G
O
4
D5
D
O
G
O
5
D6
D
O
G
O
6
D7
D
O
G
O
7
LE
OE
FUNCTIONAL BLOCK DIAGRAM IDT54/74FCT533T
2564 cnv* 02
2564 cnv* 01
IDT54/74FCT373T/AT/CT/DT - 2373T/AT/CT
IDT54/74FCT533T/AT/CT
IDT54/74FCT573T/AT/CT/DT - 2573T/AT/CT
FAST CMOS OCTAL
TRANSPARENT
LATCHES
FEATURES:
Common features:
Low input and output leakage 1µA (max.)
CMOS power levels
True TTL input and output compatibility
– VOH = 3.3V (typ.)
– VOL = 0.3V (typ.)
Meets or exceeds JEDEC standard 18 specifications
Product available in Radiation Tolerant and Radiation
Enhanced versions
Military product compliant to MIL-STD-883, Class B
and DESC listed (dual marked)
Available in DIP, SOIC, SSOP, QSOP, CERPACK
and LCC packages
Features for FCT373T/FCT533T/FCT573T:
Std., A, C and D speed grades
High drive outputs (-15mA I
OH, 48mA IOL)
Power off disable outputs permit “live insertion”
Features for FCT2373T/FCT2573T:
Std., A and C speed grades
Resistor output (-15mA IOH, 12mA IOL Com.)
(-12mA IOH, 12mA IOL Mil.)
Reduced system switching noise
DESCRIPTION:
The FCT373T/FCT2373T, FCT533T and FCT573T/
FCT2573T are octal transparent latches built using an ad-
vanced dual metal CMOS technology. These octal latches
have 3-state outputs and are intended for bus oriented appli-
cations. The flip-flops appear transparent to the data when
Latch Enable (LE) is HIGH. When LE is LOW, the data that
meets the set-up time is latched. Data appears on the bus
when the Output Enable ( ) is LOW. When is HIGH, the
bus output is in the high- impedance state.
The FCT2373T and FCT2573T have balanced drive out-
puts with current limiting resistors. This offers low ground
bounce, minimal undershoot and controlled output fall times-
reducing the need for external series terminating resistors.
The FCT2xxxT parts are plug-in replacements for FCTxxxT
parts.
6.12 2
IDT54/74FCT373T/AT/CT/DT - 2373T/AT/CT, IDT54/74FCT533T/AT/CT, IDT54/74FCT573T/AT/CT/DT - 2573T/AT/CT
FAST CMOS OCTAL TRANSPARENT LATCHES MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN CONFIGURATIONS
IDT54/74FCT373/2373T
IDT54/74FCT533
IDT54/74FCT573/2573T
2564 cnv* 062564 cnv* 05
2564 cnv* 07 2564 cnv* 08
2564 cnv* 03
2564 cnv* 04
OE
O
0
D
0
D
1
O
1
O
2
D
2
D
3
O
3
GND
O
7
D
7
D
6
O
6
O
5
D
4
LE
D
5
O
4
V
CC
1
2
3
4
5
6
7
8
9
10 11
12
13
14
15
16
17
18
19
20
DIP/SOIC/SSOP/QSOP/CERPACK
TOP VIEW
P20-1
D20-1
SO20-2
SO20-7
SO20-8
&
E20-1
INDEX
D
1
O
1
O
2
D
2
D
3
D
7
D
6
O
6
O
5
D
5
O0
D0
OE
VCC
O7
O3
GND
LE
O
4
D4
LCC
TOP VIEW
3 2 20 19
1
4
5
6
7
8
18
17
16
15
14
9 10111213
L20-2
D0
D1
D2
D3
D4
D5
D6
D7
GND
O
0
O1
O2
O3
O4
O6
LE
O
5
O7
VCC1
2
3
4
5
6
7
8
9
10 11
12
13
14
15
16
17
18
19
20
DIP/SOIC/SSOP/QSOP/CERPACK
TOP VIEW
P20-1
D20-1
SO20-2
SO20-7
SO20-8
&
E20-1
OE
INDEX
D2
D3
D4
D5
D6
O1
O2
O3
O4
O5
D0
D1
VCC
O0
D7
GND
LE
O
7
O6
LCC
TOP VIEW
3 2 20 19
1
4
5
6
7
8
18
17
16
15
14
9 10111213
L20-2
OE
OE
O
0
D
0
D
1
O
1
O
2
D
2
D
3
O
3
GND
O
7
D
7
D
6
O
6
O
5
D
4
LE
D
5
O
4
V
CC
1
2
3
4
5
6
7
8
9
10 11
12
13
14
15
16
17
18
19
20
DIP/SOIC/CERPACK
TOP VIEW
P20-1
D20-1
SO20-2
&
E20-1
INDEX
D1 D7
O0
D0
OE
V
CC
O7
GND
LCC
TOP VIEW
D
6
O6
O5
D5
O1
O2
D2
D3
LE
O
4
D4
O3
3 2 20 19
1
4
5
6
7
8
18
17
16
15
14
9 10111213
L20-2
IDT54/74FCT373T/AT/CT/DT - 2373T/AT/CT, IDT54/74FCT533T/AT/CT, IDT54/74FCT573T/AT/CT/DT - 2573T/AT/CT
FAST CMOS OCTAL TRANSPARENT LATCHES MILITARY AND COMMERCIAL TEMPERATURE RANGES
6.12 3
DEFINITION OF FUNCTIONAL TERMS
FUNCTION TABLE (373 and 573)
(1)
FUNCTION TABLE (533)
(1)
ABSOLUTE MAXIMUM RATINGS
(1)
CAPACITANCE (TA = +25°C, f = 1.0MHz)
Symbol Rating Commercial Military Unit
VTERM
(2)
Terminal Voltage
with Respect to
GND
–0.5 to +7.0 –0.5 to +7.0 V
VTERM
(3)
Terminal Voltage
with Respect to
GND
–0.5 to
V
CC +0.5
–0.5 to
VCC +0.5
V
TA Operating
Temperature
0 to +70 –55 to +125 °C
TBIAS Temperature
Under Bias
–55 to +125 –65 to +135 °C
TSTG Storage
Temperature
–55 to +125 –65 to +150 °C
PT Power Dissipation 0.5 0.5 W
IOUT DC Output
Current
–60 to +120 –60 to +120 mA
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-
INGS may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is
not
implied. Exposure to absolute maximum rating conditions for
extended periods may affect reliability. No terminal voltage may exceed
V
CC by +0.5V unless otherwise noted.
2. Input and V
CC terminals only.
3. Outputs and I/O terminals only.
2564 tbll 03
2564 lnk 04
NOTE: 2564 tbl 02
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
NOTE:
2564 tbl 01
1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don’t Care
Z = High Impedance
Symbol Parameter
(1)
Conditions Typ. Max. Unit
CIN Input
Capacitance
VIN = 0V 6 10 pF
COUT Output
Capacitance
VOUT = 0V 8 12 pF
NOTE:
1. This parameter is measured at characterization but not tested.
2564 lnk 05
Pin Names Description
DN Data Inputs
LE Latch Enable Input (Active HIGH)
Output Enable Input (Active LOW)
ON 3-State Outputs
N Complementary 3-State Outputs
Inputs Outputs
DN LE N
HHLL
LHLH
XXHZ
Inputs Outputs
DN LE ON
HHLH
LHLL
XXHZ
123NEXT