Freelance Electronics Components Distributor
Closed Dec 25th-26th
800-300-1968
We Stock Hard to Find Parts

5962-9762201Q2A

Part # 5962-9762201Q2A
Description IC, DIFFERENTIALDRIVERS - Rail/Tube
Category IC
Availability In Stock
Qty 8
Qty Price
1 - 1 $55.49885
2 - 3 $44.14681
4 - 5 $41.62413
6 - 6 $38.68101
7 + $34.47656
Manufacturer Available Qty
Texas Instruments
Date Code: 1109
  • Shipping Freelance Stock: 2
    Ships Immediately
Texas Instruments
Date Code: 1124
  • Shipping Freelance Stock: 2
    Ships Immediately
Texas Instruments
Date Code: 0636
  • Shipping Freelance Stock: 1
    Ships Immediately
Texas Instruments
Date Code: 1124
  • Shipping Freelance Stock: 3
    Ships Immediately



Technical Document


DISCLAIMER: The information provided herein is solely for informational purposes. Customers must be aware of the suitability of this product for their application, and consider that variable factors such as Manufacturer, Product Category, Date Codes, Pictures and Descriptions may differ from available inventory.

   
   
SLLS262N − JULY 1997 − REVISED MARCH 2004
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
D Meet or Exceed the Requirements of ANSI
TIA/EIA-644 Standard
D Operate With a Single 3.3-V Supply
D Designed for Signaling Rate of up to
400 Mbps
D Differential Input Thresholds ±100 mV Max
D Typical Propagation Delay Time of 2.1 ns
D Power Dissipation 60 mW Typical Per
Receiver at 200 MHz
D Bus-Terminal ESD Protection Exceeds 8 kV
D Low-Voltage TTL (LVTTL) Logic Output
Levels
D Pin Compatible With AM26LS32, MC3486,
and µA9637
D Open-Circuit Fail-Safe
description
The SN55LVDS32, SN65LVDS32,
SN65LVDS3486, and SN65LVDS9637 are
differential line receivers that implement the
electrical characteristics of low-voltage differential
signaling (LVDS). This signaling technique lowers
the output voltage levels of 5-V differential
standard levels (such as EIA/TIA-422B) to reduce
the power, increase the switching speeds, and
allow operation with a 3.3-V supply rail. Any of the
four differential receivers provides a valid logical
output state with a ±100-mV differential input
voltage within the input common-mode voltage
range. The input common-mode voltage range
allows 1 V of ground potential difference between
two LVDS nodes.
The intended application of these devices and
signaling technique is both point-to-point and
multidrop (one driver and multiple receivers) data
transmission over controlled impedance media of
approximately 100 . The transmission media
may be printed-circuit board traces, backplanes,
or cables. The ultimate rate and distance of
data transfer depends on the attenuation
characteristics of the media and the noise
coupling to the environment.
The SN65LVDS32, SN65LVDS3486, and
SN65LVDS9637 are characterized for operation
from −40°C to 85°C. The SN55LVDS32 is
characterized for operation from −55°C to 125°C.
Copyright 1997 − 2004, Texas Instruments Incorporated
  !"#$%! & '("")% $& ! *(+,'$%! -$%).
"!-('%& '!!"# %! &*)''$%!& *)" %/) %)"#& ! )0$& &%"(#)%&
&%$-$"- 1$""$%2. "!-('%! *"!')&&3 -!)& !% )')&&$",2 ',(-)
%)&%3 ! $,, *$"$#)%)"&.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1920132
17
18
16
15
14
1312119 10
5
4
6
7
8
4A
4Y
NC
G
3Y
1Y
G
NC
2Y
2A
1A
1B
NC
V
4B
GND
NC
3B
3A
2B
SN55LVDS32FK
(TOP VIEW)
CC
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1B
1A
1Y
G
2Y
2A
2B
GND
V
CC
4B
4A
4Y
G
3Y
3A
3B
SN55LVDS32 ...J OR W
SN65LVDS32 ...D OR PW
(Marked as LVDS32 or 65LVDS32)
(TOP VIEW)
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
1B
1A
1Y
1,2EN
2Y
2A
2B
GND
V
CC
4B
4A
4Y
3,4EN
3Y
3A
3B
SN65LVDS3486D (Marked as LVDS3486)
(TOP VIEW)
1
2
3
4
8
7
6
5
V
CC
1Y
2Y
GND
1A
1B
2A
2B
SN65LVDS9637D (Marked as DK637 or LVDS37)
SN65LVDS9637DGN (Marked as L37)
SN65LVDS9637DGK (Marked as AXF)
(TOP VIEW)
 *"!-('%& '!#*,$% %! 4 $,, *$"$#)%)"& $") %)&%)-
(,)&& !%/)"1&) !%)-.  $,, !%/)" *"!-('%& *"!-('%!
*"!')&&3 -!)& !% )')&&$",2 ',(-) %)&%3 ! $,, *$"$#)%)"&.
PowerPAD is a trademark of Texas Instruments.
   
   
SLLS262N − JULY 1997 − REVISED MARCH 2004
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
AVAILABLE OPTIONS
PACKAGE
T
A
SMALL OUTLINE
MSOP
CHIP CARRIER
CERAMIC DIP
FLAT PACK
T
A
(D) (PW)
MSOP
CHIP CARRIER
(FK)
CERAMIC DIP
(J)
FLAT PACK
(W)
SN65LVDS32D SN65LVDS32PW
−40
°
C to
SN65LVDS3486D
−40 C to
85°C
SN65LVDS9637D SN65LVDS9637DGN
85 C
SN65LVDS9637DGK
−55°C to
125°C
SNJ55LVDS32FK SNJ55LVDS32J
SNJ55LVDS32W
SN55LVDS32W
G
G
1A
1B
2A
2B
3A
3B
4A
4B
4
12
2
1
6
7
10
9
14
15
3
5
11
13
1Y
2Y
3Y
4Y
’LVDS32 logic diagram
(positive logic)
1A
1B
2A
2B
3A
3B
4A
4B
4
12
2
1
6
7
10
9
14
15
3
5
11
13
1Y
2Y
3Y
4Y
3,4EN
1,2EN
SN65LVDS3486D logic diagram
(positive logic)
1A
1B
2A
2B
8
7
6
5
2
3
1Y
2Y
SN65LVDS9637D logic diagram
(positive logic)
logic symbol
2Y
1Y
2B
2A
1B
1A
5
6
7
8
3
2
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
SN65LVDS9637
   
   
SLLS262N − JULY 1997 − REVISED MARCH 2004
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
FUNCTION TABLE
SN55LVDS32, SN65LVDS32
FUNCTION TABLE
SN65LVDS3486
DIFFERENTIAL INPUT
ENABLES
OUTPUT
DIFFERENTIAL INPUT
ENABLE
OUTPUT
DIFFERENTIAL INPUT
A, B
G
G
OUTPUT
Y
DIFFERENTIAL INPUT
A, B
ENABLE
EN
OUTPUT
Y
V
ID
100 mV
H
X
X
L
H
H
V
ID
100 mV H H
−100 mV < V
ID
< 100 mV
H
X
X
L
?
?
−100 mV < V
ID
< 100 mV H ?
V
ID
−100 mV
H
X
X
L
L
L
V
ID
−100 mV H L
X L H Z X L Z
Open
H
X
X
L
H
H
Open H H
H = high level, L = low level, X = irrelevant, Z = high impedance (off),
? = indeterminate
H = high level, L = low level, X = irrelevant, Z = high
impedance (off), ? = indeterminate
logic symbols
EN
1
G
G
1A
1B
2A
2B
3A
3B
4A
4B
3
5
11
13
1Y
2Y
3Y
4Y
4
12
2
1
6
7
10
9
14
15
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
EN
EN
4B
4A
3B
3A
3, 4EN
13
11
4Y
3Y
15
14
9
10
12
2Y
1Y
2B
2A
1B
1A
1, 2EN
7
6
1
2
4
5
3
SN65LVDS3486SN55LVDS32, SN65LVDS32
FUNCTION TABLE
SN65LVDS9637
DIFFERENTIAL INPUT
A, B
OUTPUT
Y
V
ID
100 mV H
−100 mV < V
ID
< 100 mV ?
V
ID
−100 mV L
Open H
H = high level, L = low level, ? = indeterminate
1234567NEXT